Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1982-08-17
1984-03-20
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 307451, H03K 19003, H03K 19092, H03K 19094, H03K 502
Patent
active
044383525
ABSTRACT:
A circuit for converting a digital signal from TTL to CMOS levels. The circuit delay is reduced by providing a transmission gate between the P and N type transistors in the first stage. This transmission gate has a high impedance during transistions and a low impedance during steady state conditions. In operation, for a rising input signal, the first stage transistors are isolated, allowing the first stage N type transistor to pull down the first stage output line without delay.
REFERENCES:
patent: 3675144 (1972-07-01), Zuk
patent: 4295065 (1981-10-01), Hsieh et al.
patent: 4321491 (1982-03-01), Atherton et al.
Dingwall, "TTL-to-CMOS Buffer Circuit"; RCA Technical Notes; TN No.: 1114, 3 pp., 6/1975.
Anagnos Larry N.
Cunha Robert E.
Xerox Corporation
LandOfFree
TTL Compatible CMOS input buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with TTL Compatible CMOS input buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and TTL Compatible CMOS input buffer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1606477