TTL and CMOS logic compatible GAAS logic family

Details TTL and CMOS logic compatible GAAS logic family TTL and CMOS logic compatible GAAS logic family

1988-12-14

1990-06-05

Hudspeth, David

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307450, 307475, H03K 19017

Patent

active

049316702

ABSTRACT:
A novel logic gate, using Gallium-Arsenide technology, that is compatible with TTL or CMOS logic. This logic gate operates off a single voltage supply (e.g. 5 volts) and implements complex logic functions within a single logic gate, such as "AND-OR-INVERT". This is accomplished by having at least one FET with the gate terminal coupling to a current limiter, a first source/drain terminal coupling to the input of a logic sub-circuit, such as a DCFL circuit, and a second source/drain terminal coupling to the input of the logic gate. A diode disposed between the first source/drain terminal and the input to the logic sub-circuit sets the switching voltage of the logic gate. Parallel-connected FETs performs the logical "AND" sub-function while the logic sub-circuit performs the logical "OR" and "INVERT" sub-functions. Also disclosed is a buffer circuit for driving large loads while providing large output voltage swings.

REFERENCES:
patent: 4400636 (1983-08-01), Andrade
patent: 4404480 (1983-09-01), Ransom et al.
patent: 4408136 (1983-10-01), Kirsch
patent: 4590393 (1986-05-01), Ransom et al.
patent: 4639621 (1987-01-01), Ikawa et al.
patent: 4644189 (1987-02-01), Gabillard
patent: 4713559 (1987-12-01), Vu et al.
patent: 4724342 (1988-02-01), Sato et al.
patent: 4725743 (1988-02-01), Anderson
patent: 4771189 (1988-09-01), Noufer
patent: 4798979 (1989-01-01), Lee et al.
patent: 4844563 (1989-07-01), MacMillan et al.
"Noise-Margin Limitations on Gallium-Arsenide VLSI", Stephen I. Long, Senior Member IEEE, and Mani Sundaram, IEEE Journal of Solid-State Circuits, vol. 23, No. 4, Aug. 1988, pp. 893-900.
"GaAs Devices and Circuits", Michael Shur, University of Minnesota, Plenum Press, New York and London, 1987, pp. 431-448.
"Gallium Arsenide Technology", David K. Ferry, Editor-in-Chief, Howard W. Sams & Co., Inc., First Edition, 1985, pp. 119-125, pp. 331-341.

Affiliated with

Also associated with

Rating

TTL and CMOS logic compatible GAAS logic family does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with TTL and CMOS logic compatible GAAS logic family, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and TTL and CMOS logic compatible GAAS logic family will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-493217