Tristate voltage boosted integrated circuit

Details Tristate voltage boosted integrated circuit Tristate voltage boosted integrated circuit

1996-01-26

1997-10-21

Wambach, Margaret Rose

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Signal transmission integrity or spurious noise override

327111, 327112, 327589, H03K 1716

Patent

active

056800711

ABSTRACT:
In a dynamic random access memory (DRAM), first and second output transistors form an NMOS-type tristate output buffer. Interposed between a gate electrode of the first output transistor and a data input/output terminal (DQ terminal) is an auxiliary transistor of which gate electrode is grounded and of which threshold voltage is lower than that of the first output transistor. Further interposed between the DQ terminal and a gate electrode of the second output transistor is another auxiliary transistor of which gate electrode is grounded and of which threshold voltage is lower than that of the second output transistor. Both auxiliary transistors lower gate voltages of both output transistors down to a negative voltage level such that both output transistors are maintained as cut off when a negative voltage is externally applied to the DQ terminal at the time of high impedance.

REFERENCES:
patent: 5319604 (1994-06-01), Imondi et al.
patent: 5444362 (1995-08-01), Chung et al.
patent: 5561385 (1996-10-01), Choi
patent: 5587678 (1996-12-01), Dijkmans

Affiliated with

Also associated with

Rating

Tristate voltage boosted integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tristate voltage boosted integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tristate voltage boosted integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1009853