Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1981-12-30
1984-02-07
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307456, H03K 19088, H03K 1762
Patent
active
044305850
ABSTRACT:
A power-down network is included in a tristate TTL circuit to reduce power dissipation in the high impedance third state while permitting high switching speeds during bistate operation of the circuit. The power-down circuit includes a power-down transistor connected in series between the collector resistor and collector of the phase splitter transistor. The base of the phase splitter transistor is connected through a diode to the disabling gate. A first resistor having a significantly higher value than the collector resistor is connected between the base of the power-down transistor and the V.sub.CC terminal. When the circuit is in the high impedance state, the power-down transistor is turned off to interrupt current flow through the collector resistor, and a relatively high impedance current path through the first resistor to the disabling gate is substitute for an otherwise relatively low impedance current path through the collector resistor.
REFERENCES:
patent: 3892983 (1975-07-01), Okada et al.
patent: 4194132 (1980-03-01), Mrazek
patent: 4287433 (1981-09-01), Goodspeed
patent: 4339675 (1982-07-01), Ramsey
Anagnos Larry N.
Bell Telephone Laboratories Incorporated
Hudspeth David R.
Torsiglieri Arthur J.
LandOfFree
Tristate transistor logic circuit with reduced power dissipation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tristate transistor logic circuit with reduced power dissipation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tristate transistor logic circuit with reduced power dissipation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2163510