Triple DES gigabit/s performance using single DES engine

Cryptography – Particular algorithmic function encoding – Nbs/des algorithm

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C380S042000

Reexamination Certificate

active

07580519

ABSTRACT:
Security processing circuits are discussed which may be used alone or as part of a network interface device of a host system using a single DES engine to accomplish 3DES processing. The security processing circuit is adapted for selectively encrypting outgoing data and decrypting incoming data, where the network interface device may be fabricated as a single integrated circuit chip. Methods are also provided for performing 3DES encryption and decryption services between the host system and a network, in which security information is obtained from the host system, which is used together with a set of secret keys for 3DES processing data utilizing a single DES engine and an intermediate result fed back to the single DES engine of the 3DES IPsec circuit.

REFERENCES:
patent: 4731843 (1988-03-01), Holmquist
patent: 5099517 (1992-03-01), Gupta et al.
patent: 5351299 (1994-09-01), Matsuzaki et al.
patent: 5381480 (1995-01-01), Butter et al.
patent: 5671284 (1997-09-01), Buer
patent: 6314186 (2001-11-01), Lee et al.
patent: 6324286 (2001-11-01), Lai et al.
patent: 6728827 (2004-04-01), Yamauchi et al.
patent: 6874054 (2005-03-01), Clayton et al.
patent: 6947558 (2005-09-01), Graunke et al.
patent: 6950517 (2005-09-01), Hawkes et al.
patent: 6959086 (2005-10-01), Ober et al.
patent: 6985581 (2006-01-01), Callum
patent: 6985582 (2006-01-01), Sano et al.
patent: 7142671 (2006-11-01), Qi et al.
patent: 7212631 (2007-05-01), Averbuj et
patent: 7280657 (2007-10-01), Anand
patent: 2002/0003876 (2002-01-01), Lim
patent: 2002/0061107 (2002-05-01), Tham et al.
patent: 2002/0078342 (2002-06-01), Matthews, Jr.
patent: 2002/0141585 (2002-10-01), Carr
patent: 2002/0159599 (2002-10-01), Matsui et al.
patent: 2003/0002664 (2003-01-01), Anand
patent: 2003/0053623 (2003-03-01), McCanny et al.
patent: 2003/0093684 (2003-05-01), Kaiserswerth et al.
patent: 2003/0108205 (2003-06-01), Joyner et al.
patent: 2003/0156715 (2003-08-01), Reeds, III et al.
patent: 2003/0169877 (2003-09-01), Liu et al.
patent: 2004/0019619 (2004-01-01), Buer et al.
patent: 2004/0030889 (2004-02-01), Chin et al.
patent: 2004/0208314 (2004-10-01), Patariu et al.
patent: 2004/0228479 (2004-11-01), Crispin et al.
patent: 2005/0160050 (2005-07-01), Payne
patent: 2005/0175175 (2005-08-01), Leech
“Ipsec Coprocessor (IPSEC) Technical Data Sheet”, Cadence Design foundry (UK) Ltd., Oct. 2002, 3 pgs.
Office Action issued on Jan. 2, 2008 for U.S. Appl. No. 10/660,966.
Office Action issued on Jul. 6, 2007 for U.S. Appl. No. 10/730,681.
Office Action dated Apr. 4, 2008 issued to U.S. Appl. No. 10/730,681.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Triple DES gigabit/s performance using single DES engine does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Triple DES gigabit/s performance using single DES engine, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Triple DES gigabit/s performance using single DES engine will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4110656

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.