Triple comparator circuit

Details Triple comparator circuit Triple comparator circuit

1990-06-08

1992-05-19

Zazworsky, John

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

307559, 307568, 307494, H03K 524

Patent

active

051151510

ABSTRACT:
A comparator which is used to compare two analog voltages and provide a single ended output comprises three CMOS differential amplifiers. The use of three differential amplifiers provides improved matching of input capacitance, and a reduction in propagation delay over prior art use of a single differential amplifier. The comparator may be adopted for use in certain CMOS processes to extend the maximum operating voltage by limiting the internal node voltages otherwise subject to damage from impact ionization. An alternative embodiment is disclosed for comparing two analog voltages that are outside the power supply voltage range.

REFERENCES:
patent: 3956708 (1976-05-01), Musa
patent: 4251743 (1981-02-01), Hareyama
patent: 4644197 (1987-02-01), Flannagan

Affiliated with

Also associated with

Rating

Triple comparator circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Triple comparator circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Triple comparator circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2418434