Tri-mode clock generator to control memory array access

Details Tri-mode clock generator to control memory array access Tri-mode clock generator to control memory array access

2007-11-20

2007-11-20

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Addressing

Sync/clocking

C365S193000

Reexamination Certificate

active

11456891

ABSTRACT:
A clock generator is provided that is compatible with both DDR1 and DDR2 applications. The internal YCLK signal is turned on only when an active read or write occurs on the integrated circuit memory, even though the main chip clock is always running. A circuit block within the clock generator detects when a read or write is active and initiates a YCLK signal on the next falling edge of the internal clock. Two separate mechanisms are used for determining when to terminate the YCLK. One mechanism is a timer path and the other is a path determined by DDR1 and DDR2 control signals. The timer path is strictly time based and is the same for DDR1 and DDR2 parts or modes of operation. The other signal path is different for DDR1 and DDR2 operating modes. A DDR1 control signal turns off YCLK at the next rising edge of the internal clock, and a DDR2 control signal turns off YCLK at the next falling edge of the internal clock.

REFERENCES:
patent: 4918663 (1990-04-01), Remington et al.
patent: 5276649 (1994-01-01), Hoshita et al.
patent: 5327394 (1994-07-01), Green et al.
patent: 5337285 (1994-08-01), Ware et al.
patent: 5521878 (1996-05-01), Ohtani et al.
patent: 5740121 (1998-04-01), Suzuki et al.
patent: 5886946 (1999-03-01), Ooishi
patent: 5986967 (1999-11-01), Furumochi et al.
patent: 6128213 (2000-10-01), Kang
patent: 6151270 (2000-11-01), Jeong
patent: 6151271 (2000-11-01), Lee
patent: 6192003 (2001-02-01), Ohta et al.
patent: 6236619 (2001-05-01), Cho et al.
patent: 6278654 (2001-08-01), Roohparvar
patent: 6385104 (2002-05-01), Koshikawa
patent: 6477108 (2002-11-01), Arimoto et al.
patent: 6504789 (2003-01-01), Hirakawa
patent: 6603817 (2003-08-01), Hamamoto et al.
patent: 6738296 (2004-05-01), Sung et al.
patent: 6781919 (2004-08-01), Mizuhashi
patent: 7075853 (2006-07-01), Jeong et al.
patent: 2005/0254317 (2005-11-01), Chan et al.

Affiliated with

Also associated with

Rating

Tri-mode clock generator to control memory array access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tri-mode clock generator to control memory array access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tri-mode clock generator to control memory array access will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3855291