Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2007-08-22
2010-10-12
Culbert, Roberts (Department: 1716)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C216S047000, C216S067000, C438S694000, C430S270100
Reexamination Certificate
active
07811942
ABSTRACT:
Exemplary embodiments provide a tri-layer resist (TLR) stack used in a photolithographic process, and methods for resist reworking by a single plasma etch process. The single plasma etch process can be used to remove one or more portions/layers of the TLR stack that needs to be reworked in a single process. The removed portions/layers can then be re-formed and resulting in a reworked TLR stack for subsequent photo-resist (PR) processing. The disclosed plasma-etch resist rework method can be a fast, simple, and cost effective process used in either single or dual damascene tri-layer patterning processes for the fabrication of, for example, sub 45-nm node semiconductor structures.
REFERENCES:
patent: 6475707 (2002-11-01), Yu
Choi Yong Seok
Jacques Jeannette Michelle
Brady III Wade J.
Culbert Roberts
Franz Warren L.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Tri-layer plasma etch resist rework does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tri-layer plasma etch resist rework, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tri-layer plasma etch resist rework will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4239350