Trench planarization technique

Details Trench planarization technique Trench planarization technique

1996-09-25

1999-01-26

Fourson, George

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Grooved and refilled with deposited dielectric material

438692, 438699, 438725, H01L 2176

Patent

active

058638288

ABSTRACT:
Disclosed are methods for planarizing a pattern of trenches and pillars on a substrate. The trenches are filled by depositing a filler material to a thickness greater than or equal to their depth. Photoresist is then patterned to open at least some areas overlying at least some of the pillars. Exposed resist and filler are then etched isotropically simultaneously to substantially planarize the pattern. In one embodiment, the ratio of resist etch rate to filler etch rate is greater than 1.0. In another embodiment, planarization may be achieved by etching filler material in nonactive areas without exposing caps of capped pillars, e.g., etching with endpoint detection. Then, caps of the capped pillars may then be exposed. These methods may be used in conjunction with chemical mechanical polishing steps with reduced pattern sensitivity, avoiding dishing and isolated pillar erosion.

REFERENCES:
patent: 4654120 (1987-03-01), Dougherty
patent: 4764483 (1988-08-01), Fuse et al.
patent: 4876216 (1989-10-01), Tobias et al.
patent: 5077234 (1991-12-01), Scoopo et al.
patent: 5139608 (1992-08-01), Grivna
patent: 5175122 (1992-12-01), Wang et al.
patent: 5245213 (1993-09-01), Huang
patent: 5498565 (1996-03-01), Gocho
patent: 5560802 (1996-10-01), Chisolm
patent: 5604149 (1997-02-01), Paoli et al.
patent: 5641704 (1997-06-01), Paoli et al.
K. Blumenstock, "Shallow trench isolation for ultra-large-scale integrated devices", (date unknown).
S.S. Cooperman et al., "Optimization of a Shallow Trench Isolation Process for Improved Planarization", J. Electrochem. Soc., vol. 142, No. 9, Sep. 1995, pp. 3180-3185.
S. Poon et al., "A Trench Isolation Process for BiCMOS Circuits", IEEE 1993 Bipolar Circuits and Technology Meeting 3.3.
B. Davari et al., A New Planarization Technique, Using a Combination of Rie and Chemical Mechanical Polish (CMP), IEDM 89-61, pp. 3.4.1-3.4.4, 1989.
A. Perera et al., "Trench isolation for 0.45 um Active Pitch and Below", IEDM 95-679, pp. 28.1.1-28.1.4, 1995.

Affiliated with

Also associated with

Rating

Trench planarization technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Trench planarization technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trench planarization technique will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1450102