Trench isolation with global planarization using flood exposure

Details Trench isolation with global planarization using flood exposure Trench isolation with global planarization using flood exposure

1993-09-27

1994-03-15

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 61, 437 63, 148DIG50, H01L 2176

Patent

active

052945626

ABSTRACT:
A pad silicon oxide layer is deposited over the surface of a silicon substrate. A silicon nitride layer is deposited overlying the pad silicon oxide layer. Portions of the silicon nitride and pad silicon oxide layers not covered by a mask pattern are etched through and into the silicon substrate so as to provide a plurality of wide and narrow trenches within the silicon substrate that will form the device isolation regions. Channel-stops are selectively ion implanted through the openings into the substrate underneath the trenches. The silicon nitride and pad oxide layers are removed. A thin silicon oxide layer is grown conformally on all surfaces of the substrate and within the trenches. A thick layer of silicon oxide is deposited over the surface of the substrate completely filling the trenches wherein the thick silicon oxide layer is planarized over the narrow trenches but is not planarized over the wide trenches. The substrate is coated with a thick layer of photoresist and is subjected to a low dose flood exposure wherein the upper portion of the photoresist is exposed but the lower portion of the photoresist over the wide trenches is not exposed. The upper portion of the photoresist layer is developed and removed. The thick silicon oxide layer is anisotropically etched back to the surface of the substrate wherein the lower portion of the photoresist acts as a mask to prevent etching into the portion of the thick silicon oxide filling the wide trenches and completing the device isolation of the circuit.

REFERENCES:
patent: 4211582 (1980-07-01), Horng et al.
patent: 4222792 (1980-09-01), Lever et al.
patent: 4656497 (1987-04-01), Rogers et al.
patent: 4836885 (1989-06-01), Breiten et al.
patent: 4868136 (1989-09-01), Ravaglia
patent: 4876216 (1989-10-01), Tobias et al.
patent: 4988639 (1991-01-01), Aomura
patent: 5006482 (1991-04-01), Kerbaugh et al.
patent: 5017999 (1991-05-01), Roisen et al.
patent: 5096848 (1992-03-01), Kawamura
patent: 5108946 (1992-04-01), Zdebel et al.
patent: 5130268 (1992-07-01), Liou et al.
patent: 5175122 (1992-12-01), Wang et al.
VLSI Technology, International Edition, by S. M. Sze, McGraw-Hill Book Co, pp. 473-474 and 476-477.
"Formation of Silicon Nitride at a Si-SiO.sub.2 Interface during Local Oxidation of Silicon & during Heat-Treatment of Oxidized Silicon in NH.sub.2 Gas" by E. Kooi, J. G. van Lierop and J. A. Appels, J. Electrochem Soc. Solid-State Science and Technology, Jul. 1976, pp. 1117-1120.

Affiliated with

Also associated with

Rating

Trench isolation with global planarization using flood exposure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Trench isolation with global planarization using flood exposure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trench isolation with global planarization using flood exposure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1535714