Active solid-state devices (e.g. – transistors – solid-state diode – Regenerative type switching device – Combined with field effect transistor
Reexamination Certificate
2002-06-28
2004-08-10
Fahmy, Wael (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Regenerative type switching device
Combined with field effect transistor
C257S264000, C257S330000, C438S206000, C438S268000
Reexamination Certificate
active
06774408
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2001-198551, filed on Jun. 29, 2001; the entire contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device and its manufacturing method, and more particularly, it relates to a trench MOS (Metal-Oxide-Semiconductor) gate structure and a method of manufacturing it.
A trench structure where trenches formed in semiconductor are utilized is applied to semiconductor devices such as IGBT (Insulated Gate Bipolar Transistor) and MOSFET (Metal Oxide Semiconductor Field Effect Transistor), and the structure has been recognized as being advantageous especially for a use in relation with supply and control of electric power. For instance, IGBT of the trench structure has both the properties of high level input impedance peculiar to MOSFETs and low saturation voltage unique to bipolar transistors, and it has been used in a wide range including blackout-free power supply, various motor driver unit, and so forth.
FIG. 13
is a perspective view showing a vertical IGBT having a trench gate structure which was attempted by the Inventor of the present invention in the course of attaining this invention. A structure in
FIG. 13
of the trench IGBT will be outlined in terms of its manufacturing process.
First, a p-type base layer
102
is formed in the surface of an n-type base layer
101
by means of diffusion, and the resultant surface is selectively superposed with an n-type source layer
103
by diffusion. Then, after trenches T for MOS gates are formed, they are covered with a gate insulation film
104
and embedded with gate electrodes
105
, which is further superimposed with an insulation film
111
to isolate the gate electrodes at their respective tops. After that, windows are formed to create open contact regions, and then, an emitter electrode
107
is created at the top. In the reverse or bottom side of the integrated substrate, a collector electrode
109
underlies a p-type emitter layer
108
to attain a trench-type IGBT structure.
In the trench MOS gate structure obtained in this manner, the n-type source layer
103
is shaped in a lattice pattern so as to electrically connect the emitter electrode
107
to the n-type source layer
103
. Such a “lattice” pattern is useful in maximizing a MOS channel width and reducing an ON-resistance in the resultant device.
In the case of the IGBT shown in
FIG. 13
, however, an increase in the MOS channel width leads to a rise of saturation current I
cp
, which in turn causes a reduction in durability against load short-circuit.
As will be recognized, the trench IGBT shown in
FIG. 13
should have the lattice-shaped n-type source pattern to reduce the ON-voltage, and this results in the saturation current I
cp
being raised to eventually decrease the durability against short-circuit.
BRIEF SUMMARY OF THE INVENTION
According to an embodiment of the invention, there is provided a semiconductor device comprising a base layer of a first conductivity type, a base layer of a second conductivity type created over the base layer of the first conductivity type, trenches each defined to penetrate the base layer of the second conductivity type and reach the base layer of the first conductivity type, a source layer of the first conductivity type selectively formed in the base layer of the second conductivity type, a channel layer of the second conductivity located between the base layer of the second conductivity and the trenches, having a higher impurity concentration level compared with the base layer of the second conductivity type, a gate insulation film covering inner wall surfaces of the trenches, gate electrodes located on the channel layer of the second conductivity type with an interposition of the gate insulation film between them, and a first primary electrode electrically connected to both the source layer of the first conductivity type and the base layer of the second conductivity type, and the channel layer of the second conductivity type has a generally uniform distribution of impurity concentration along depths of the trenches.
With the architecture as stated above, saturation current I
cp
can be reduced without a decrease in ON-resistance of the device so as to permit the device to have a sufficiently large durability against short-circuit.
REFERENCES:
patent: 4983535 (1991-01-01), Blanchard
patent: 5883402 (1999-03-01), Omura et al.
patent: 5894149 (1999-04-01), Uenishi et al.
patent: 6153896 (2000-11-01), Omura et al.
patent: 6359306 (2002-03-01), Ninomiya
patent: 6400026 (2002-06-01), Andou et al.
patent: 6566691 (2003-05-01), Inoue et al.
patent: 6650001 (2003-11-01), Yamaguchi et al.
patent: 2002/0038887 (2002-04-01), Ninomiya et al.
patent: 2002/0179950 (2002-12-01), Hijzen et al.
patent: 2003/0203573 (2003-10-01), Nakamura et al.
patent: 09-129868 (1997-05-01), None
patent: 09-213939 (1997-08-01), None
patent: 10-032331 (1998-02-01), None
patent: 11-103052 (1999-04-01), None
patent: 2000-150664 (2000-05-01), None
patent: 2001-274400 (2001-10-01), None
patent: 2003-017699 (2003-01-01), None
Duy Mai Anh
Fahmy Wael
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Trench gate power device having a concentration at channel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trench gate power device having a concentration at channel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trench gate power device having a concentration at channel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3351778