Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing
Reexamination Certificate
2005-11-15
2005-11-15
Geckil, Mehmet B. (Department: 2142)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
C709S246000
Reexamination Certificate
active
06965941
ABSTRACT:
A network interface device provides a fast-path that avoids most host TCP and IP protocol processing for most messages. The host retains a fallback slow-path processing capability. In one embodiment, generation of a response to a TCP/IP packet received onto the network interface device is accelerated by determining the TCP and IP source and destination information from the incoming packet, retrieving an appropriate template header, using a finite state machine to fill in the TCP and IP fields in the template header without sequential TCP and IP protocol processing, combining the filled-in template header with a data payload to form a packet, and then outputting the packet from the network interface device by pushing a pointer to the packet onto a transmit queue. A transmit sequencer retrieves the pointer from the transmit queue and causes the corresponding packet to be output from the network interface device.
REFERENCES:
patent: 4366538 (1982-12-01), Johnson et al.
patent: 4991133 (1991-02-01), Davis et al.
patent: 5056058 (1991-10-01), Hirata et al.
patent: 5097442 (1992-03-01), Ward et al.
patent: 5163131 (1992-11-01), Row et al.
patent: 5212778 (1993-05-01), Dally et al.
patent: 5280477 (1994-01-01), Trapp
patent: 5289580 (1994-02-01), Latif et al.
patent: 5303344 (1994-04-01), Yokoyama et al.
patent: 5412782 (1995-05-01), Hausman et al.
patent: 5448566 (1995-09-01), Richter et al.
patent: 5485579 (1996-01-01), Hitz et al.
patent: 5506966 (1996-04-01), Ban
patent: 5511169 (1996-04-01), Suda
patent: 5517668 (1996-05-01), Szwerinski et al.
patent: 5524250 (1996-06-01), Chesson et al.
patent: 5548730 (1996-08-01), Young et al.
patent: 5566170 (1996-10-01), Bakke et al.
patent: 5588121 (1996-12-01), Reddin et al.
patent: 5590328 (1996-12-01), Seno et al.
patent: 5592622 (1997-01-01), Isfeld et al.
patent: 5598410 (1997-01-01), Stone
patent: 5619650 (1997-04-01), Bach et al.
patent: 5629933 (1997-05-01), Delp et al.
patent: 5634099 (1997-05-01), Andrews et al.
patent: 5634127 (1997-05-01), Cloud et al.
patent: 5642482 (1997-06-01), Pardillos
patent: 5664114 (1997-09-01), Krech, Jr. et al.
patent: 5671355 (1997-09-01), Collins
patent: 5678060 (1997-10-01), Yokoyama et al.
patent: 5692130 (1997-11-01), Shobu et al.
patent: 5699317 (1997-12-01), Sartore et al.
patent: 5701434 (1997-12-01), Nakagawa
patent: 5727142 (1998-03-01), Chen
patent: 5749095 (1998-05-01), Hagersten
patent: 5751715 (1998-05-01), Chan et al.
patent: 5752078 (1998-05-01), Delp et al.
patent: 5758084 (1998-05-01), Silverstein et al.
patent: 5758089 (1998-05-01), Gentry et al.
patent: 5758186 (1998-05-01), Hamilton et al.
patent: 5758194 (1998-05-01), Kuzma
patent: 5771349 (1998-06-01), Picazo, Jr. et al.
patent: 5790804 (1998-08-01), Osborne
patent: 5794061 (1998-08-01), Hansen et al.
patent: 5802258 (1998-09-01), Chen
patent: 5802580 (1998-09-01), McAlpice
patent: 5812775 (1998-09-01), Van Seters et al.
patent: 5815646 (1998-09-01), Purcell et al.
patent: 5878225 (1999-03-01), Bilansky et al.
patent: 5898713 (1999-04-01), Melzer et al.
patent: 5913028 (1999-06-01), Wang et al.
patent: 5930830 (1999-07-01), Mendelson et al.
patent: 5937169 (1999-08-01), Connery et al.
patent: 5991299 (1999-11-01), Radogna et al.
patent: 6009478 (1999-12-01), Panner et al.
patent: 6021507 (2000-02-01), Chen
patent: 6034963 (2000-03-01), Minami et al.
patent: 6047323 (2000-04-01), Krause
patent: 6061368 (2000-05-01), Hitzelberger
patent: 6246683 (2001-06-01), Connery et al.
patent: 6345301 (2002-02-01), Burns et al.
patent: 6473788 (2002-10-01), Kim et al.
patent: WO 98/19412 (1998-05-01), None
patent: WO 98/50852 (1998-11-01), None
patent: WO 99/04343 (1999-01-01), None
patent: WO 99/65219 (1999-12-01), None
patent: WO 00/13091 (2000-03-01), None
patent: WO 01/04770 (2000-07-01), None
patent: WO 01/05107 (2000-07-01), None
patent: WO 01/05116 (2000-07-01), None
patent: WO 01/05123 (2000-07-01), None
patent: WO 01/40960 (2001-06-01), None
Form 10-K for Exelan, Inc., for the fiscal year ending Dec. 31, 1987 (10 pages).
Form 10-K for Exelan, Inc., for the fiscal year ending Dec. 31, 1988 (10 pages).
Schwaderer et al., IEEE Computer Society Press publication entitled, “XTP in VLSI Protocol Decomposition for ASIC Implementation”, from 15thConference on Local Computer Networks, 5 pages, Sep. 30-Oct. 3, 1990.
Beach, Bob, IEEE Computer Society Press publication entitled, “UltraNet: An Architecture for Gigabit Networking”, from 15thConference on Local Computer Networks, 18 pages, Sep. 30-Oct. 3, 1990.
Chesson et al., IEEE Syposium Record entitled, “The Protocol Engine Chipset”, from Hot Chips III, 16 pages, Aug. 26-27, 1991.
Maclean et al., IEEE Global Telecommunications Conference, Globecom '91, presentation entitled, “An Outboard Processor for High Performance Implementation of Transport Layer Protocols”, 7 pages, Dec. 2-5, 1991.
Ross et al., IEEE article entitled “FX1000: A high performance single chip Gigabit Ethernet NIC”, from Compcon '97 Proceedings, 7 pages, Feb. 23-26, 1997.
Strayer et al., “Ch. 9: The Protocol Engine” from XTP: The Transfer Protocol, 12 pages, Jul. 1992.
Publication entitled “Protocol Engine Handbook”, 44 pages, Oct. 1990.
Koufopaviou et al., IEEE Global Telecommunications Conference, Globecom '92, presentation entitled, “Parallel TCP for High Performance Communication Subsystems”, 7 pages, Dec. 6-9, 1992.
Lilienkamp et al., Publication entitled “Proposed Host-Front End Protocol”, 56 pages, Dec. 1984.
Internet pages entitled: DART Fast Application-Level Networking Via Data-Copy Avoidance, by Robert J. Walsh, 24 pages, printed Jun. 3, 1999.
Internet site www.interprophet.com, 17 pages, printed Mar. 1, 2000.
Internet pages entitled: Technical White Paper-Xpoint's Disk-to-LAN Acceleration Solution for Windows NT Server, printed Jun. 5, 1997.
Jato Technologies Internet pages entitled: Network Accelerator Chip Architecture, twelve-slide presentation, 12 pages, printed Aug. 19, 1998.
EETIMES article entitled: Enterprise System Uses Flexible Spec, by Christopher Harrer and Pauline Shulman, dated Aug. 10, 1998, Issue 1020, 3 pages, printed Nov. 25, 1998.
Internet pages from website http://www.ireadyco.com/about.html, 3 pages, downloaded Nov. 25, 1998.
Internet pages entitled: Smart Ethernet Network Interface Card, which Bernard Ozceri is developing, 2 pages, printed Nov. 25, 1998.
Internet pages entitled: Hardware Assisted Protocol Processing, which Eugene Feinberg is working on, 1 page, printed Nov. 25, 1998.
Internet pages of XaQti Corporation entitled: Giga POWER Protocol Processor Product Preview, 4 pages, printed Nov. 25, 1998.
Internet pages of Xpoint Technologies www.xpoint-tech.com web site (5 pages), printed Dec. 19, 1997.
Internet pages entitled “iReady Products” from website http://www.ireadyco.com/products.html, 2 pages, printed Nov. 25, 1998.
Internet pages entitled: “Asante and 100BASE-T Fast Ethernet”, from website www.asante.com, printed May 27, 1997.
Internet pages entitled: A Guide to the Paragon XP/S-A7 Supercomputer at Indiana University, printed Dec. 21, 1998.
Richard Stevens, “TCP/IP Illustrated, vol. 1, The Protocols”, pp. 325-326 (1994).
VT8501 Apollo MVP4 Documentation, VIA Technologies, Inc., pp. i-iv, 1-11, cover and copyright page, revision 1.3 (Feb. 1, 2000).
Internet pages entitled: Northridge/Southbridge vs. Intel Hub Architecture, 4 pages, printed Feb. 19, 2001.
Gigabit Ethernet Technical Brief, Achieving End-to-End Performance. Alteon Networks, Inc., First Edition, Sep. 1996.
Internet pages directed to; Technical Brief on Alteon Ethernet Gigabit NIC technology, www. alteon.com, 14 pages, printed Mar. 15, 1997.
Internet web pages from “Adaptec.com” website directed to the Adaptec, AEA-7110C iSCSI Host Bus Adapter and about Adaptec's IP storage activities, 11 pages, downloaded and printed Oct. 1, 2001.
Internet web pages from “iSCSIhba.com” website directed to JNI iSCSI HB As including the
Blightman Stephen E. J.
Boucher Laurence B.
Craft Peter K.
Higgen David A.
Philbrick Clive M.
Alacritech, Inc.
Geckil Mehmet B.
Lauer Mark
Silicon Edge Law Group LLP
Wallace T. Lester
LandOfFree
Transmit fast-path processing on TCP/IP offload network... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transmit fast-path processing on TCP/IP offload network..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transmit fast-path processing on TCP/IP offload network... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3452878