Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2000-01-26
2001-11-13
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S146000
Reexamination Certificate
active
06316973
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to transmission timing adjusting circuits and method, more particularly, to a transmission timing adjusting circuit, which comprises a phase comparison circuit for receiving a reception clock and a self-running clock and comparing the phases of the reception clock and a transmission clock, and a phase correction circuit for receiving the self-running clock and the output of the phase comparison circuit and outputting the transmission clock and a frequency division clock of the self-running clock.
In the prior art, when it is intended to use the reception clock directly as the transmission clock, it is necessary to synchronize the phase of the transmission clock for coping with phase deviation due to delay and sudden phase deviation. To this end, usually a clock is extracted from the received signal for discriminating frame synchronization, storing a digital signal and adjusting the read-out timing.
However, in RCR (Research & Development Center for Radio System, Electric Wave Development Center) -27F, which is digital system car telephone standards, the transmission clock should be controlled such that in one slot it will not be deviated by more than ⅛ symbol, and a method for doing so has been contemplated.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention, to prevent sudden deviation of the phase of the transmission clock in the event of reception clock phase deviation and further hold the inter-slot transmission timing within ⅛ symbol irrespective of reception timing deviation by ⅛ symbol or more, i.e., by two clock cycles of the transmission clock, in the slot.
According to an aspect of the present invention, there is provided a transmission timing adjusting circuit comprising a phase comparison circuit for receiving a reception clock, a transmission clock and a self-running clock and comparing the phases of the reception clock and the transmission clock, and a phase correction circuit for receiving the self-running clock and the output of the phase comparison circuit and outputting the transmission clock and a frequency division clock of the self-running clock; the frequency of the self-running clock being set to be higher than the frequency of the reception clock; the phase comparison circuit performing the phase comparison on the basis of the self-running clock, the frequency division clock and the transmission clock, and outputs the result of comparison; the phase correction circuit controlling the phase of the transmission clock according to the output of the phase comparison circuit.
The phase comparison circuit includes a first flip-flop for receiving the reception clock and the self-running clock and outputting a first internal clock, a second flip-flop for receiving the first internal clock and the frequency division clock and outputting a second internal clock, and a phase comparison decoder for the first and second internal clocks and the transmission clock and performing the phase comparison; a judgment being performed as to whether the reception clock is leading in phase, in phase with or lagging in phase behind the transmission clock, thereby providing a three-value comparison result signal indicative of one of three, i.e., leading, in-phase and lagging-behind, states.
The phase correction circuit includes a first frequency division circuit for receiving the self-running clock and outputting a first frequency division clock, a second frequency division circuit for receiving the self-running clock and outputting a second frequency division clock, a flip-flop group for generating a plurality of phase adjustment clocks equal in frequency to one another and different in phase from one another on the basis of the outputs of the first and second frequency division circuits, and a selector for receiving the plurality of phase adjustment clocks and selectively outputting one thereof; the first and second frequency division clocks being set in frequency to one another; one of the phase adjustment clocks being selected as a result of the phase comparison and outputted as the transmission clock.
The first and second frequency division clocks are at double the frequency of the frequency division clock.
The phase correction circuit starts the control according to a trigger signal.
The phase correction circuit includes an up-down counter for receiving the phase comparison result, the trigger signal and the transmission clock, and a delay means for delaying the output of the up-down counter; the up-down counter being caused to up-count the phase comparison result when the result is leasing phase data, being caused to down-count the result when the result is lagging phase data, and being held inoperative when the result is in-phase data; the selector selectively providing one of the phase adjustment clocks as the transmission clock according to the output of the delaying means.
The delay means is a flip-flop.
According to another aspect of the present invention, there is provided a transmission timing adjusting method comprising steps of: comparing, on the basis of a reception clock, a transmission clock and a self-running clock having higher frequency than that of the reception clock, the phases of the reception clock and the transmission clock; and controlling the phase of the transmission clock on the basis of the phase comparison circuit for outputting the controlled transmission clock and a frequency division clock of the self-running clock.
Other objects and features will be clarified from the following description with reference to attached drawings.
REFERENCES:
patent: 5550860 (1996-08-01), Georgiou et al.
patent: 5646519 (1997-07-01), Hamilton et al.
Callahan Timothy P.
NEC Corporation
Nguyen Linh
Scully Scott Murphy & Presser
LandOfFree
Transmission timing adjusting circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transmission timing adjusting circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transmission timing adjusting circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2588229