Transmission-line loss equalizing circuit

Details Transmission-line loss equalizing circuit Transmission-line loss equalizing circuit

1997-01-06

2000-01-04

Mottola, Steven

Amplifiers

With semiconductor amplifying device

Including differential amplifier

330258, 330260, H03F 345

Patent

active

060114355

ABSTRACT:
A transmission-line loss equalizing circuit includes an equalizer, a gain control circuit for controlling the gain of the equalizer based upon the peak value of an equalized output, a slicer for slicing the equalized output and outputting a data pulse, a timing extraction pulse and an equalization control pulse, a DC feedback level detector for detecting a DC component of the equalized output and feeding the DC component back to the equalizer, and an attenuating circuit provided as an initial stage of the equalizer. A plurality of .sqroot.fAGC circuits constructing the equalizer are cascade-connected and constructed by a differential non-inverting amplifier.

REFERENCES:
patent: 4065075 (1977-12-01), Holcomb
patent: 4108004 (1978-08-01), Murakami
patent: 4668919 (1987-05-01), de Weck
patent: 4749956 (1988-06-01), Torelli et al.
patent: 4825173 (1989-04-01), Cornett
patent: 5117199 (1992-05-01), Wang et al.
patent: 5136255 (1992-08-01), Fattaruso et al.
patent: 5621357 (1997-04-01), Botti et al.
Tadakatsu Kimura, et al., "CMOS LSIs for a "Ping Pong" Transmission System", Kenkyu Zitsuyouka Houkoku 33-Kan 9-Gou, 1984, pp. 2085-2090.
Timothy H. Hu, et al., "A Monolithic 480Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-.mu.m CMOS", IEEE Journal of Solid-State Circuits. vol. 28 No. 12, Dec. 1993, pp. 1314-1320.
Mihai Banu, et al., "Fully Differential Operational Amplifiers With Accurate Output Balancing", Dec. 1988, pp. 1410-1414.
Miran Milkovic, "Current Gain High-Frequency CMOS Operational Amplifiers", IEEE Journal of Solid-State Circuits, vol. SC-20 No. 4, Aug. 1985, pp. 845-851.
Ivars G. Finvers, et al., "A High Temperature Precision Amplifier", IEEE Journal of Solid-State Circuits, vol. 30 No. 2, Feb. 1995, pp. 120-128.
James H. Atherton, et al., "An Offset Reduction Technique for Use With CMOS Integrated Comparators and Amplifiers", Aug. 1992, pp. 1168-1175.
Yannis Tsividis, et al., "Continuous-Time MOSFET-C Filters in VLSI", IEEE Journal of Solid-State Circuits, vol. SC-21 No. 1, Feb. 1986, p.15-p.30.

Affiliated with

Also associated with

Rating

Transmission-line loss equalizing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transmission-line loss equalizing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transmission-line loss equalizing circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1075662