Translator lookahead controls

Details Translator lookahead controls Translator lookahead controls

1976-04-30

1977-09-20

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 920

Patent

active

040500942

ABSTRACT:
Lookahead circuits for an address relocation translator containing stacks of segmentation registers (SR's), each of which may be loaded with an assigned address of a physical block in a main memory.
An additional pair of bit positions are provided with each SR to receive lookahead bits from decoder loading circuits which decode a physical address being loaded into the SR to indicate the storage unit containing the addressed block.
During each subsequent address translation, the loaded lookahead bits are outgated while the block address is being read from an SR. The lookahead bits are decoded for selecting the required storage unit component of the main memory, and a translator interface is switched to that unit.
The lookahead bits are handled by parallel high-speed circuits which operate faster than the larger translation circuits handling the block address being read from the SR. As a result, the required storage unit is selected before a storage unit cycle is generated by the translator for accessing the addressed block.

REFERENCES:
patent: 3533075 (1970-10-01), Johnson et al.
patent: 3699533 (1972-10-01), Hunter

Affiliated with

Also associated with

Rating

Translator lookahead controls does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Translator lookahead controls, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translator lookahead controls will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-674436