Computer graphics processing and selective visual display system – Computer graphics processing – Three-dimension
Reexamination Certificate
2008-01-29
2008-01-29
Chauhan, Ulka (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics processing
Three-dimension
C345S543000, C345S559000, C719S328000
Reexamination Certificate
active
10899603
ABSTRACT:
An apparatus and method for translating fixed function state into a shader program. Fixed function state is received and stored and when a new shader program is detected the fixed function state is translated into shader program instructions. Registers specified by the program instructions are allocated for processing in the shader program. The registers may be remapped for more efficient use of the register storage space.
REFERENCES:
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5390308 (1995-02-01), Ware et al.
patent: 5564031 (1996-10-01), Amerson et al.
patent: 5659754 (1997-08-01), Grove et al.
patent: 5694564 (1997-12-01), Alsup et al.
patent: 5708837 (1998-01-01), Handlogten
patent: 5914730 (1999-06-01), Santos et al.
patent: 5933158 (1999-08-01), Santos et al.
patent: 5933618 (1999-08-01), Tran et al.
patent: 5936640 (1999-08-01), Horan et al.
patent: 5974525 (1999-10-01), Lin et al.
patent: 5990914 (1999-11-01), Horan et al.
patent: 6069638 (2000-05-01), Porterfield
patent: 6192457 (2001-02-01), Porterfield
patent: 6286027 (2001-09-01), Dwyer et al.
patent: 6333744 (2001-12-01), Kirk et al.
patent: 6389485 (2002-05-01), Chelstowski et al.
patent: 6424348 (2002-07-01), Parikh et al.
patent: 6438557 (2002-08-01), Dent
patent: 6516405 (2003-02-01), Jourdan et al.
patent: 6631460 (2003-10-01), Morris et al.
patent: 6639595 (2003-10-01), Drebin et al.
patent: 6741254 (2004-05-01), Jeddeloh
patent: 6819325 (2004-11-01), Boyd et al.
patent: 6845501 (2005-01-01), Thompson et al.
patent: 6862730 (2005-03-01), Gorti et al.
patent: 6907047 (2005-06-01), Chen et al.
patent: 6907601 (2005-06-01), Hoflehner et al.
patent: 6919901 (2005-07-01), Detrick
patent: 6950928 (2005-09-01), Ronen et al.
patent: 6963345 (2005-11-01), Boyd et al.
patent: 7015909 (2006-03-01), Morgan III et al.
patent: 7034828 (2006-04-01), Drebin et al.
patent: 7036106 (2006-04-01), Wang et al.
patent: 7120775 (2006-10-01), Liu et al.
Bhanirantka, P.; Demange, Y., “OpenGL volumizer: a toolkit for high quality volume rendering of large data sets”, Proc. IEEE/ACM SIGGRAPH Symposium on Volume Visualization and Graphics, Oct. 28-29, 2002, pp. 45-53.
IBM Technical Disclosure Bulletin No. NN85112526, “Validity and Preserving Registers”, Nov. 1, 1985, vol. 28, Issue 6, pp. 2526-2529.
Adballa Karim M.
Bastos Rui M.
Cabral Brian
Midgal Amy J.
No associations
LandOfFree
Translation of register-combiner state into shader microcode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Translation of register-combiner state into shader microcode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation of register-combiner state into shader microcode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3903612