Translation lookaside buffer shutdown scheme

Details Translation lookaside buffer shutdown scheme Translation lookaside buffer shutdown scheme

1993-02-18

1994-06-28

Dixon, Joseph L.

G06F 1210, G06F 1216

Patent

active

053255070

ABSTRACT:
An apparatus for temporarily disabling a translation lookaside buffer in a computer system upon the occurrence of certain predefined system conditions. Such conditions may be of a first type which have been predetermined to indicate a greater risk that two or more virtual addresses stored in the TLB will simultaneously match the incoming virtual address, and/or of a second type in which access to the TLB is not needed. An example of the first type is a reference to an unmapped segment of memory. An example of the second type is the processing of a non-memory-access instruction. The apparatus may further include failsafe circuitry to shut down the TLB if at least a given number of matches occur at any time and for any reason, the given number being greater than 1. The apparatus prevents loss of data or damage to the chip where match comparisons are performed in parallel.

REFERENCES:
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3800286 (1974-03-01), Brown et al.
patent: 3979726 (1976-09-01), Lange et al.
patent: 4190885 (1980-02-01), Joyce et al.
patent: 4232968 (1980-04-01), Capozzi
patent: 4264953 (1981-04-01), Douglas et al.
patent: 4268907 (1981-05-01), Porter et al.
patent: 4298929 (1981-11-01), Capozzi
patent: 4363095 (1982-12-01), Woods et al.
patent: 4370710 (1983-01-01), Kroft
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4439829 (1984-03-01), Tsiang
patent: 4467717 (1984-08-01), Keeley et al.
patent: 4740889 (1988-04-01), Motersole et al.
patent: 4812969 (1989-03-01), Takagi et al.
"Cache Memories for PDP-11 Family Computers," Strecker, Computer Engineering-a DEC View of Hardware Systems, Digital Press.
"A CMOS RISC Processor with Integrated System Functions," Mourrouris et al., IEEE, Mar. 1986 pp. 126-131.
"Operating System Support on a RISC," De Money et al., IEEE, May 1986, pp. 138-143.
"Engineering a RISC Compiler System," Chow et al., IEEE, May 1986, pp. 132-137.
"RISC VLSI Design for System Level Performance," Rowen et al., VLSI Systems Design, Mar. 1986.
IBM Technical Disclosure Bulletin, vol. 27, No. 2, "Fast Directory Invalidation," Blascheck et al., Jul. 1984, pp. 1128-1130, N.Y., N.Y.
IEEE Journal of Solid-State Circuits, vol. SC-20, No. 6, Dec. 1985, pp. 1277-1282, N.Y., N.Y., "A 4-Kbit Associate Memory LSI," Ogura et al.

Affiliated with

Also associated with

Rating

Translation lookaside buffer shutdown scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Translation lookaside buffer shutdown scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation lookaside buffer shutdown scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2383395