Boots – shoes – and leggings
Patent
1989-06-14
1993-08-17
Dixon, Joseph L.
Boots, shoes, and leggings
395725, 364243, 36424341, 364DIG1, G06F 1216, G06F 1300, G06F 1316
Patent
active
052376710
ABSTRACT:
Apparatus for temporarily disabling a translation lookaside buffer in a computer system upon the occurrence of certain predefined system conditions. Such conditions may be of a first type which have been predetermined to indicate a greater risk that two or more virtual addresses stored in the TLB will simultaneously match the incoming virtual address, and/or of a second type in which access to the TLB is not needed. An example of the first type is a reference to an unmapped segment of memory. An example of the second type is the processing of a non-memory-access instruction. The apparatus may further include failsafe circuitry to shut down the TLB if at least a given number of matches occur at any time and for any reason, the given number being greater than 1. The apparatus prevents loss of data or damage to the chip where match comparisons are performed in parallel.
REFERENCES:
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3800286 (1974-03-01), Brown et al.
patent: 3979726 (1976-09-01), Lange et al.
patent: 4050097 (1977-09-01), Miu et al.
patent: 4068303 (1978-01-01), Morita
patent: 4190885 (1980-02-01), Joyce et al.
patent: 4217640 (1980-08-01), Porter et al.
patent: 4264953 (1981-04-01), Douglas et al.
patent: 4268907 (1981-05-01), Porter et al.
patent: 4298929 (1981-11-01), Capozzi
patent: 4323968 (1982-04-01), Capozzi
patent: 4332010 (1982-05-01), Messina et al.
patent: 4357656 (1982-11-01), Saltz et al.
patent: 4363095 (1982-12-01), Woods et al.
patent: 4370710 (1983-01-01), Kroff
patent: 4376297 (1983-03-01), Anderson et al.
patent: 4381541 (1983-04-01), Baumann, Jr. et al.
patent: 4386402 (1983-05-01), Toy
patent: 4392200 (1983-07-01), Arulparagasam et al.
patent: 4395758 (1983-07-01), Helenius et al.
patent: 4400770 (1983-08-01), Chan et al.
patent: 4400774 (1983-08-01), Toy
patent: 4439829 (1984-03-01), Tsiang
patent: 4459656 (1984-07-01), Wilder, Jr.
patent: 4464712 (1984-08-01), Fletcher
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4470110 (1984-09-01), Chiarottino et al.
patent: 4473878 (1984-09-01), Zolnowsky et al.
patent: 4482952 (1984-11-01), Akagi
patent: 4493026 (1985-01-01), Oinowich
patent: 4513371 (1985-04-01), Celio
patent: 4521849 (1985-06-01), Wilder, Jr.
patent: 4521850 (1985-06-01), Wilhite et al.
patent: 4521851 (1985-06-01), Trubisky et al.
patent: 4538243 (1985-08-01), Zehner
patent: 4561071 (1985-12-01), Hashimoto et al.
patent: 4567578 (1986-01-01), Cohen et al.
patent: 4581577 (1986-04-01), Newosad et al.
patent: 4740889 (1988-04-01), Motersole et al.
patent: 4812969 (1989-03-01), Takagi et al.
Strecker, "Cache Memories for PDP-11 Family Computers," in Bell, Computer Engineering (Digital Press), at 263-67.
DeMoney, "Operating System Support on a RISC," Proceedings, 1986 COMPCON IEEE, pp. 138-143.
Moussouris, et al., "A CMOS RISC Processor With Integrated System Functions," Proceedings, 1986 COMPCON IEEE, pp. 132-137.
Chow, F., "Engineering a RISC Compiler System," Proceedings, 1986 COMPCON IEEE, pp. 132-137.
Rowen, C., "RISC VLSI Design For System-Level Performance", VLSI Systems Design, vol. 7, pp. 81-88 (1986).
IBM Technical Disclosure Bulletin, vol. 27, No. 2 Jul., 1984 pp. 1128-1130.
IEEE Journal of Solid-State Circuits, vol. SC-20 No. 6 Dec., 1985 pp. 1277-1282.
Freitas Danny L.
Hansen Craig C.
Rowen Christopher
Dixon Joseph L.
Silicon Graphics Inc.
Whitfield Michael A.
LandOfFree
Translation lookaside buffer shutdown scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Translation lookaside buffer shutdown scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation lookaside buffer shutdown scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2251266