Translation look ahead based cache access

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395375, 364DIG1, 36424341, 3642564, 3642631, G06F 938, G06F 1210

Patent

active

051485389

ABSTRACT:
This invention implements a cache access system that shortens the address generation machine cycle of a digital computer, while simultaneously avoiding the synonym problem of logical addressing. The invention is based on the concept of predicting what the real address used in the cache memory will be, independent of the generation of the logical address. The prediction involves recalling the last real address used to access the cache memory for a particular instruction, and then using that real address to access the cache memory. Incorrect guesses are corrected and kept to a minimum through monitoring the history of instructions and real addresses called for in the computer. This allows the cache memory to retrieve the information faster than waiting for the virtual address to be generated and then translating the virtual address into a real address. The address generation machine cycle is faster because the delays associated with the adder of the virtual address generation means and the translation buffer are bypassed.

REFERENCES:
patent: 4332010 (1982-05-01), Messina et al.
patent: 4441155 (1984-04-01), Fletcher
patent: 4491911 (1985-01-01), Sato
patent: 4737909 (1988-04-01), Harada
patent: 4757447 (1988-07-01), Wolfinden
patent: 4774659 (1988-09-01), Smith et al.
patent: 4785398 (1988-11-01), Joyce et al.
Brenza, "Cross-Interrogate Direction for a Real, Virtual or Combined Real/Virtual Cache", IBM Technical Disclosure Bulletin, vol. 26, No. 11, Apr. 1984, pp. 6069-6070.
"One Cycle Cache Design", IBM Technical Disclosure Bulletin, vol. 31, No. 7, Dec. 1988, pp. 444-447.
Brandt et al., "High Speed Buffer with Dual Directories", IBM Technical Disclosure Bulletin, vol. 26, No. 12, May 1984, pp. 6264-6265.
"Effecting a One-Cycle Cache Access in a Pipeline Having Combined D/A Using a Blat", IBM Technical Disclosure Bulletin, vol. 31, no. 8, Jan. 1989, pp. 12-13.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Translation look ahead based cache access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Translation look ahead based cache access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation look ahead based cache access will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-743548

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.