Boots – shoes – and leggings
Patent
1991-06-28
1994-06-07
Dixon, Joseph L.
Boots, shoes, and leggings
364DIG1, 3642434, 3642563, 3642551, G06F 1210
Patent
active
053197607
ABSTRACT:
A central processing unit (CPU) executing a virtual memory management system employs a translation buffer for caching recently used page table entries. When more than one process is executing on the CPU, the translation buffer is usually flushed when a context switch is made, even though some of the entries would still be valid for commonly-referenced memory areas. An address space number feature is employed to allow entries to remain in the translation buffer for processes not currently executing, and the separate processes or the operating system can reuse entries in the translation buffer for such pages of memory that are commonly referenced. To allow this, an "address space match" entry in the page table entry signals that the translation buffer content can be used when the address tag matches, even though the address space numbers do not necessarily match. When executing virtual machines on this CPU, with a virtual machine monitor, the address space match feature is employed among processes of a virtual machine, but an additional entry is provided to disable the address space match feature for all address space numbers for the virtual machine monitor.
REFERENCES:
patent: 4075686 (1978-02-01), Calle et al.
patent: 4525778 (1985-06-01), Cane
patent: 4638426 (1987-01-01), Chang et al.
patent: 4787031 (1988-11-01), Karger et al.
patent: 4802084 (1989-01-01), Ikegaya et al.
patent: 4802085 (1989-01-01), Levy et al.
patent: 4811215 (1989-03-01), Smith
patent: 4816991 (1989-03-01), Watanabe et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 5029070 (1991-07-01), McCarthy et al.
patent: 5067609 (1991-11-01), Fite et al.
patent: 5095424 (1992-03-01), Woffinden et al.
patent: 5146589 (1992-09-01), Peet, Jr. et al.
patent: 5155843 (1992-10-01), Stamm et al.
Patent Abstracts of Japan, vol. 9, No. 90 (P-350) Apr. 19, 1985 and JP,A,59 218 693 (Nippon Denshin Denwa Kosha) Dec. 8, 1984.
Kane, "MIPS R2000 RISC Architecture", Prentice-Hall, 1987, pp. 4-1 to 4-7.
Hall et al., "Virtualizing the VAX Architecture", Proc. 18th Int'l. Symp. on Computer Architecture (Assoc. for Comp. Mach.) 1990.
Hall Judith S.
Mason Andrew H.
Robinson Paul T.
Witek Richard T.
Digital Equipment Corporation
Dixon Joseph L.
Kim Matthew M.
LandOfFree
Translation buffer for virtual machines with address space match does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Translation buffer for virtual machines with address space match, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation buffer for virtual machines with address space match will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-800509