Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1980-05-16
1983-04-19
Heyman, John S.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307448, 307297, 307310, 323313, 330277, G05F 156, H03K 17687, H03K 19003, H03K 19094
Patent
active
043807070
ABSTRACT:
An MOS input buffer circuit for receiving transistor transistor logic (T.sup.2 L) logic level input signal includes a plurality of inverting amplifier stages. The input signal is applied to the gate electrode of a first field effect transistor in the first inverter stage and may assume a high logic level of as low as 2 volts and a low logic level of as high as 0.8 volts. In order to provide a stable switching point at the output of the first inverter stage, a feedback field effect transistor is coupled between the output of the first inverter stage and ground and has its gate electrodes coupled to a source of supply voltage (V.sub.DD). As V.sub.DD increases, the feedback field effect transistor will sink more current and thus alter the gain of the first amplifying stage to stabilize its switch point. To further enhance the tracking capabilities over temperature and process variations, the first two inverter stages are comprised entirely of field effect transistors of the enhancement type and having substantially equal channel lengths.
REFERENCES:
patent: 3746946 (1973-07-01), Clark
patent: 3970875 (1976-07-01), Leehan
patent: 3975649 (1976-08-01), Kawagoe et al.
patent: 4135125 (1979-01-01), Oura
patent: 4267501 (1981-05-01), Smith
Heyman John S.
Ingrassia Vincent B.
Motorola Inc.
Sarli, Jr. Anthony J.
LandOfFree
Transistor-transistor logic input buffer circuit with power supp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor-transistor logic input buffer circuit with power supp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor-transistor logic input buffer circuit with power supp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-838355