Transistor sizing system for integrated circuits

Details Transistor sizing system for integrated circuits Transistor sizing system for integrated circuits

1985-11-15

1989-05-02

Lall, Parshotam S.

Boots, shoes, and leggings

364490, 364489, 364488, G06F 1560

Patent

active

048274283

ABSTRACT:
A method and system for improving the design of an integrated circuit by iteratively analyzing the circuit and improving it with each iteration, until a preselected constraint is met. The design improvement is realized by selecting a model for the delay through each active element of the circuit that is characterized by a convex-function of the logarithm of the active element's size. Using the convex function model, with each iteration a static timing analysis of the circuit identifies the output that most grievously violates the specified constraint. With that output selected, an analysis of the path's timing structure identifies the active element in that path whose change in size would yield the largest improvement in performance. The size of that active element is adjusted accordingly and the iteration is repeated. For further improvement, the interconnection pattern of subnetworks of the circuit is evaluated and rearranged to improve performance.

REFERENCES:
patent: 4198697 (1980-04-01), Kuo et al.
patent: 4495628 (1985-01-01), Zasio
patent: 4587480 (1986-05-01), Zasio
patent: 4698760 (1987-10-01), Lembach et al.
"An Electrical Optimizer that Considers Physical Layout" by F. W. Obermeier et al., 25th ACM/IEEE Design Automation Conference, 1988, pp. 453-459.
"Synchronous Path Analysis in MOS Circuit Simulator," IEEE Proc. 19th Design Automation Conf., V. D. Agrawal, 1982, pp. 629-635.
"Analytical Power/Timing Optimization Technique for Digital System," IEEE Proc. 14th Design Automation Conf., A. E. Ruehli, Jun. 1977, pp. 142-146.
"Optimization of Digital MOS VLSI Circuits," Proc. Chapel Hill Conf. on VLSI, M. D. Matson, University of North Carolina, May 1985, pp. 109-126.
"Signal Delay in General RC Networks with Application to Timing Simulation of Digital Integrated Circuits," 1984 Conf. on Advanced Research in VLSI, T. Lin et al., MIT Jan. 1984, pp. 93-99.
"Electrical Optimization of PLAs," IEEE 22nd Design Automation Conf., K. S. Hedlund, 1985, pp. 681-687.
"Switch-Level Delay Models for Digital MOS VLSI," IEEE 21st Design Automation Conf., J. K. Ousterhout, 1984, pp. 542-548.
"Timing Analysis for nMOS VLSI," IEEE 20th Design Automation Conf., N. P. Jouppi, 1983, pp. 411-418.
"Signal Delay in RC Tree Networks," IEEE Transactions on Computer Aided Design, J. Rubinstein, Jul. 1983, vol. CAD-2, No. 3, pp. 202-210.

Affiliated with

Also associated with

Rating

Transistor sizing system for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transistor sizing system for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor sizing system for integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-590272