Transistor ratio controlled CMOS transmission line equalizer

Details Transistor ratio controlled CMOS transmission line equalizer Transistor ratio controlled CMOS transmission line equalizer

1996-09-03

1998-09-08

Gensler, Paul

Wave transmission lines and networks

Coupling networks

Equalizers

375229, H03H 703

Patent

active

058050310

ABSTRACT:
A CMOS transmission line equalizer is provided for receiving distorted signals transmitted through a transmission line and for compensating for the signal distortion. The equalizer has a transfer function characteristic with a single pole and a single zero. The transfer function includes a mirroring ratio circuit (CMR) for controlling the ratio between the single pole and the single zero. The mirroring ratio circuit is controlled by transistor size ratio. The single zero serves to cancel the dominant pole in the transfer function of the transmission line so as to compensate for the signal distortion caused by the transmission line.

REFERENCES:
patent: 4204176 (1980-05-01), Takasaki et al.
patent: 4219788 (1980-08-01), Cordell
patent: 4459554 (1984-07-01), Mattisson

Affiliated with

Also associated with

Rating

Transistor ratio controlled CMOS transmission line equalizer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transistor ratio controlled CMOS transmission line equalizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor ratio controlled CMOS transmission line equalizer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1285480