Semiconductor device manufacturing: process – Repair or restoration
Reexamination Certificate
2006-11-28
2006-11-28
Kebede, Brook (Department: 2823)
Semiconductor device manufacturing: process
Repair or restoration
C438S598000
Reexamination Certificate
active
07141439
ABSTRACT:
A modifiable circuit structure and its method of formation are disclosed. The modifiable circuit structure electrically couples one portion of an interconnect with another portion of the interconnect through vias disposed in a dielectric layer. The combination of the modifiable circuit structure, the interconnect portions, and the vias provide a signal path between transistors in an integrated circuit. In one embodiment the modifiable circuit structure is a polysilicon feature formed over regions of a semiconductor substrate. In an alternative embodiment, the modifiable circuit structure is a diffusion region formed in region the semiconductor substrate.
REFERENCES:
patent: 5904486 (1999-05-01), Livengood et al.
patent: 5952247 (1999-09-01), Livengood et al.
patent: 5976980 (1999-11-01), Livengood et al.
patent: 6020746 (2000-02-01), Livengood
patent: 6150718 (2000-11-01), Livengood et al.
patent: 6153891 (2000-11-01), Livengood
patent: 6159753 (2000-12-01), Winer et al.
patent: 6309897 (2001-10-01), Livengood
patent: 6448095 (2002-09-01), Birdsley et al.
Livengood Richard H.
Slawecki Darren
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Kebede Brook
LandOfFree
Transistor-level signal cutting method and structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor-level signal cutting method and structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor-level signal cutting method and structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3630710