Active solid-state devices (e.g. – transistors – solid-state diode – Bipolar transistor structure – With base region having specified doping concentration...
Reexamination Certificate
1998-12-15
2001-08-07
Crane, Sara (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Bipolar transistor structure
With base region having specified doping concentration...
C257S565000
Reexamination Certificate
active
06271577
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to electronic semiconductor devices and integrated circuits, and more particularly to fabrication methods of MOS and bipolar transistors in integrated circuits.
In the fabrication of semiconductor devices, it is well known that parasitic capacitances tend to decrease the operating speed of the devices. Accordingly, the industry is constantly attempting to decrease parasitic capacitance to obtain the concomitant increase in device operating speed.
Such parasitic capacitances arise whenever there are two charge carrying locations in the device or between the device and an external location separated by a dielectric. With the continued miniaturization of semiconductor devices, the distances between these charge carrying locations decreases and the thicknesses of the dielectrics also decreases, thereby increasing the parasitic capacitnace within the device being fabricated. Also, the doping levels have been increasing, this also leading to an increase in capacitance.
SUMMARY OF THE INVENTION
The present invention provides small contacts by use of sidewall removals to form the contact openings.
This has the advantage of permitting small source/drains in MOS and small extrinsic bases in bipolar transistors with consequent small junction capacitance.
REFERENCES:
patent: 4873557 (1989-10-01), Kita
patent: 5439839 (1995-08-01), Jang
patent: 5940711 (1999-08-01), Zambrano
Ono, Mizuki, et al., Sub-50 nm gate length n-MOSFETs with an nm phosphorus source and drain junctions, IEDM 1993, pp. 119-122, 1993.
Brady III Wade James
Crane Sara
Denker David
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Transistor and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2511264