Data processing: structural design – modeling – simulation – and em – Modeling by mathematical expression
Reexamination Certificate
2007-09-18
2010-10-19
Rodriguez, Paul L (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Modeling by mathematical expression
Reexamination Certificate
active
07818149
ABSTRACT:
A computer system for simulating performance of transmission lines, such as on-chip interconnects. The simulation uses direct extraction of poles, in contrast to conventional methods using poles obtained by a truncated transfer function. Using the directly extracted poles, far end response characteristic(s) can be determined to thereby aid in design of circuits using transmission lines. The far end response characteristic(s) that may be determined based on the directly extracted poles include, but are not necessarily limited to, frequency dependent effects, step response, ramp response, delay, 50% delay, rise time, 10% to 90% rise time, overshoot and normalized overshoot. A CAE tool designer and/or CAE tool user may decide how many pole pairs to directly extract to achieve a desired balance between computation resources required and resulting precision in the determination of far end response characteristic(s).
REFERENCES:
J. Paul et al., “Time-domain simulation of thin material boundaries and thin panels using digital filters in TLM”, 2002, Turk J Elec Engin, vol. 10, No. 2, pp. 185-198.
Yehea I. Ismail et al., “DTT: Direct Truncation of the Transfer Function—An Alternative to Moment Matching for Tree Structured Interconnect”, 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, No. 2, p. 131-144.
Yuichi Tanji et al., “Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects”, 2004, DAC 2004, pp. 810-813.
Gabor C. Temes, “Analog MOS Integrated Circuits”, 1988, University of California Los Angeles, pp. 1-18.
Sakurai, “Approximation of Wiring Delay in MOSFET LSI,” IEEE Journal of Solid-State Circuits, vol. SC-18, No. 4, pp. 418-426, Aug. 1983.
Sakurai, “Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI's,” IEEE Transactions on Electron Devices, vol. 40, No. 1, pp. 118-124, Jan. 1993.
Khang, Muddu, “An Analytical Delay Model for RLC Interconnects,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 12, pp. 1507-1514, Dec. 1997.
Banjeree, Mehrotra, “Accurate Analysis of On-Chip Inductance Effects and Implications for Optimal Repeater Insertion and Technology Scaling,” 2001 Symposium on VLSI Circuits Digest of Technical Papers. pp. 195-198, 2001.
Davis, Meindl, “Compact Distributed RLC Interconnect Models—Part I: Single Line Transient, Time Delay, and Overshoot Expressions,” IEEE Transactions on Electron Devices, vol. 47, No. 11, pp. 2068-2077, Nov. 2000.
Eo, Shim, Eisenstadt, “A Traveling-Wave Based Waveform Approximation Technique for the Timing Verification of Single Transmission Lines,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. vol. 21. No. 6, pp. 723-730, Jun. 2002.
Chen, He, “Piecewise Linear Model for Transmission Line with Capacitive Lading and Ramp Input,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, No. 6, pp. 926-937, Jun. 2005.
Chen, Friedman, “An RLC Interconnect Model Based on Fourier Analysis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24. No. 2, pp, 170-183, Feb. 2005.
Dally, Towles, “Route Packets, Not Wires: On-Chip Interconnection Networks,” DAC 2001, pp. 684-689, Jun. 2001.
Cao, et al., “Effective On-Chip Inductance Modeling for Multiple Signal Lines and Application to Repeater Insertion.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, No. 6, pp. 799-805, Dec. 2002.
Pillage, Huang, Rohrer, “AWEsim: Asymptotic Waveform Evaluation for Timing Analysis,” 26th ACM/IEEE Design Automation Conference, pp. 634-637, 1989.
Kamon, Tsuk, White, “FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program,” 30th ACM/IEEE Design Automation Conference, pp. 678-683, 1993.
Nabors, White. “FastCap: A Multipole Accelerated 3-D Capacitance Extraction Program.” IEEE Transactions on Computer-Aided Design, vol. 10, No. 11. pp. 1447-1459, Nov. 1991.
Qian, Pullela, Pillage, “Modeling the “Effective Capacitance” for the RC Interconnect on CMOS Gates,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13. No. 12, pp. 1526-1535, Dec. 1994.
Agarwal, Sylvester, Blaauw, “An Effective Capacitance Based Driver Output Model for On-Chip RLC Interconnects,” DAC 2003. pp. 376-381, 2003.
Vakati, Wang, “A New Multi-Ramp Driver,Model with RLC Interconnect Load,” IEEE ISCAS 2004, pp. 269-272, 2004.
Open Source ECSM Format Specification Version 1.2, Liberty Extensions for ECSM. pp. 1-21, Copyright 2004.
Composite Current Source, published at: http://www.synopsis.com/products/solutions/galaxy/ccs/cc.source.html, as of Sep. 1, 2006.
Croix, Wong, “Blade and Razor: Cell and Interconnect Delay Analysis Using Current-Based Models.” DAC 2003. pp. 386-389, 2003.
Ismail, Friedman, “Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits,” DAC 99, 1999.
Dartu, Menezes, Pileggi, “Performance Computation for Precharacterized CMOS Gates with RC Loads,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, No. 5, pp. 544-553, May 1996.
Ismail. Friedman, Neves. “Figures of Merit to Characterize the Importance of On-Chip Inductance,” DAC 98, 1998.
Krauter, Mehrotra, “Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis.” DAC 98, pp. 303-308, Jun. 1998.
Sim. Lee, Yang, “High-Frequency On-Chip Inductance Model,” IEEE Electron Device Letters. vol. 23, No. 12, pp. 740-742, Dec. 2002.
Cao, et al., “Impact of On-Chip Interconnect Frequency-Dependent R(f)L(f) on Digital and RF Design” Jan. 2005.
Chen Guoqing
Friedman Eby G.
Bond Schoeneck & King , PLLC
Greener William
Guill Russ
Rodriguez Paul L
University of Rochester
LandOfFree
Transient response of a distributed RLC interconnect based... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transient response of a distributed RLC interconnect based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transient response of a distributed RLC interconnect based... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4168661