Patent
1990-12-14
1995-01-03
Lall, Parshotam S.
395325, 395650, G06F 1516
Patent
active
053794389
ABSTRACT:
A processor includes interconnected substrates, each with external connecting circuitry and parallel processing circuitry that can perform value assignment search for a set of variables. The parallel processing circuitry includes processing units, each with memory and processing circuitry, and transfer decision logic for determining whether to transfer the data of any of the processing units to another substrate. Each substrate has count logic for counting the processing units whose data indicates a combination of values that could be consistent with constraints being applied, each of which has a valid bit indicating that it could be consistent. The counts are transferred to each connected substrate, and the transfer decision logic at each substrate determines, for each connected substrate, whether to transmit data, receive data, or neither transmit nor receive. The transfer decision logic decides to transfer data only if there are sufficient valid processing units on one substrate and sufficient invalid processing units on the other substrate to ensure that the transfer will succeed. Balancing is performed frequently enough that all substrates have approximately equal numbers of valid processing units. Processing unit selection logic on each substrate selects processing units as sources or destinations, and the select logic can also provide an OR signal. Each pair of connected substrates has a single serial channel, so that one connected substrate transmits its count first, then the other. The same serial channels are used to obtain an intersubstrate count of processing units by assigning each substrate a level in a hierarchy at which it receives sums from some of its connected substrates, operates its own summing logic to add them to its own count, and transmits the resulting sum to another of its connected substrates.
REFERENCES:
patent: 4633387 (1986-12-01), Hartung et al.
patent: 4748558 (1988-05-01), Hirosawa et al.
patent: 4794516 (1988-12-01), Auerbach et al.
patent: 4805091 (1989-02-01), Thiel et al.
patent: 4814973 (1989-03-01), Hillis
patent: 4827403 (1989-05-01), Steele, Jr. et al.
patent: 4949243 (1990-08-01), Mohamed et al.
patent: 4954945 (1990-09-01), Inoue
patent: 5010477 (1991-04-01), Omoda et al.
patent: 5053950 (1991-10-01), Naganuma et al.
patent: 5088048 (1992-02-01), Dixon et al.
patent: 5123109 (1992-06-01), Hillis
patent: 5146540 (1992-09-01), Natarajan
patent: 5146606 (1992-09-01), Grondalski
patent: 5146608 (1992-09-01), Hillis
patent: 5325500 (1994-06-01), Bell et al.
Dixon, M. Massively Parallel Assumption-based Truth Maintenance. Proceedings AAAI-88, Seventh National Conference on Artificial Intelligence; 1988 Aug. 21-26; St. Paul, Minn.: AAAI; 1988; pp. 199-204.
Types SN54157, SN54148, SN54LS147, SN54LS148, SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148, 10-line-to-line and 8-line-to-3-line Priority Encoders, The TTL Data Book for Design Engineers, Second Ed., Texas Instruments, 1981, pp. 7-151 through 7-156.
Ke, G. Y., Li, D. X., Guo, F. J., Xing, W. D., and Min, Z. W., "Design Considerations of a Distributed Parallel Reduction Architecture," IEEE Second International Conference on Computers and Applications, Jun. 1987, Peking, China, pp. 809-816.
Miyagi et al., "GaAs Mutichip Module . . . " Mag-90, IEEE Technology Conference pp. 580-585 vol. 1.
Wang, "Message Routing Algorithms . . . " Apr. 1990, IEEE Compt. pp. 276-281.
Willebeek-LeMair et al., "A Localized Dynamic . . . " Oct. 1990 I.E.E.E, pp. 380-383.
Lin-Hendel et al., "The design of a . . . " Oct. 1989, IEEE Compt. pp. 224-228.
Bell Alan G.
Lamping John
Lall Parshotam S.
Vu Viet
Xerox Corporation
LandOfFree
Transferring a processing unit's data between substrates in a pa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transferring a processing unit's data between substrates in a pa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transferring a processing unit's data between substrates in a pa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2218420