Transaction management in systems having multiple...

Electrical computers and digital processing systems: multicomput – Computer-to-computer session/connection establishing – Network resources access controlling

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C709S212000, C709S216000, C709S228000

Reexamination Certificate

active

07155525

ABSTRACT:
A multi-processor computer system is described in which address mapping, routing, and transaction identification mechanisms are provided which enable the interconnection of a plurality of multi-processor clusters, wherein the number of processors interconnected exceeds limited address, node identification, and transaction tag spaces associated with each of the individual clusters.

REFERENCES:
patent: 4667287 (1987-05-01), Allen et al.
patent: 4783687 (1988-11-01), Rees
patent: 5125081 (1992-06-01), Chiba
patent: 5166674 (1992-11-01), Baum et al.
patent: 5191651 (1993-03-01), Halim et al.
patent: 5197130 (1993-03-01), Chen et al.
patent: 5301311 (1994-04-01), Fushimi et al.
patent: 5371852 (1994-12-01), Attanasio et al.
patent: 5561768 (1996-10-01), Smith
patent: 5623644 (1997-04-01), Self et al.
patent: 5682512 (1997-10-01), Tetrick
patent: 5692123 (1997-11-01), Logghe
patent: 5781187 (1998-07-01), Gephardt et al.
patent: 5796605 (1998-08-01), Hagersten
patent: 5805839 (1998-09-01), Singhal
patent: 5819075 (1998-10-01), Forsmo
patent: 5822531 (1998-10-01), Gorczyca et al.
patent: 5931938 (1999-08-01), Drogichen et al.
patent: 6003075 (1999-12-01), Arendt et al.
patent: 6038651 (2000-03-01), VanHuben et al.
patent: 6047332 (2000-04-01), Viswanathan et al.
patent: 6085295 (2000-07-01), Ekanadham et al.
patent: 6097707 (2000-08-01), Hodzic et al.
patent: 6151663 (2000-11-01), Pawlowski et al.
patent: 6167492 (2000-12-01), Keller et al.
patent: 6209065 (2001-03-01), Van Doren et al.
patent: 6219775 (2001-04-01), Wade et al.
patent: 6226671 (2001-05-01), Hagersten et al.
patent: 6256671 (2001-07-01), Strentzsch et al.
patent: 6259701 (2001-07-01), Shur et al.
patent: 6331983 (2001-12-01), Haggerty et al.
patent: 6338122 (2002-01-01), Baumgartner et al.
patent: 6349091 (2002-02-01), Li
patent: 6370585 (2002-04-01), Hagersten et al.
patent: 6377640 (2002-04-01), Trans
patent: 6385174 (2002-05-01), Li
patent: 6385705 (2002-05-01), Keller et al.
patent: 6397255 (2002-05-01), Nurenberg et al.
patent: 6463529 (2002-10-01), Miller et al.
patent: 6467007 (2002-10-01), Armstrong et al.
patent: 6490661 (2002-12-01), Keller et al.
patent: 6553439 (2003-04-01), Greger et al.
patent: 6578071 (2003-06-01), Hagersten et al.
patent: 6598130 (2003-07-01), Harris et al.
patent: 6687751 (2004-02-01), Wils et al.
patent: 6690757 (2004-02-01), Bunton et al.
patent: 6718552 (2004-04-01), Goode
patent: 6760819 (2004-07-01), Dhong et al.
patent: 6772226 (2004-08-01), Bommareddy et al.
patent: 6785726 (2004-08-01), Freeman et al.
patent: 6820174 (2004-11-01), Vanderwiel
patent: 6826660 (2004-11-01), Hagersten et al.
patent: 6847993 (2005-01-01), Novaes et al.
patent: 6854069 (2005-02-01), Kampe et al.
patent: 6856621 (2005-02-01), Artes
patent: 6920519 (2005-07-01), Beukema et al.
patent: 6977908 (2005-12-01), De Azevedo et al.
patent: 7010617 (2006-03-01), Kampe et al.
patent: 7043569 (2006-05-01), Chou et al.
patent: 2001/0014097 (2001-08-01), Beck et al.
patent: 2001/0037435 (2001-11-01), Van Doren
patent: 2002/0004915 (2002-01-01), Fung
patent: 2002/0007463 (2002-01-01), Fung et al.
patent: 2002/0156888 (2002-10-01), Lee et al.
patent: 2002/0157035 (2002-10-01), Wong et al.
patent: 2002/0174168 (2002-11-01), Beukema et al.
patent: 2003/0225909 (2003-12-01), Glasco et al.
patent: 2003/0225938 (2003-12-01), Glasco et al.
patent: 2004/0098475 (2004-05-01), Zeitler et al.
patent: 0978781 (2000-02-01), None
patent: WO 02/39242 (2002-05-01), None
International Search Report dated Jul. 30, 2004, from corresponding PCT Application No. PCT/US2003/034687 (9 pages).
D. E. Culler, J. P. Singh, A. Gupta, “Parallel Computer Architecture”, 1999 Morgan Kaufmann, San Francisco, CA USA XP002277658.
Andrew Tanenbaum, “Computer Networks”, Computer Networks, London: Prentice Hall International, GB, 1996, pp. 345-403, XP002155220.
HyperTransport™ I/O Link Specification Revision 1.03, HyperTransport™ Consortium, Oct. 10, 2001, Copyright © HyperTransport Technology Consortium.
U.S. Appl. No. 10/356,393, filed Jan. 30, 2003, Office Action mailed Apr. 18, 2006.
European Search Report, Application No. 03 778 027.7-2211, Mailed Mar. 29, 2006.
Office Action mailed Jul. 6, 2006 in U.S. Appl. No. 10/156,893, filed May 28, 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Transaction management in systems having multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transaction management in systems having multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transaction management in systems having multiple... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3686778

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.