Traffic signal control device with core memory

Details Traffic signal control device with core memory Traffic signal control device with core memory

1973-09-14

1976-06-29

Shaw, Gareth D.

Communications: electrical

Digital comparator systems

340 40, G06F 1506, G06F 1548

Patent

active

039672450

ABSTRACT:
A traffic signal control device for applying traffic signals for switching signals at a multiplicity of intersections. The traffic signal control device comprises a core memory in which a group of variable data such as steps, elapsed times, a group of fixed data such as step periods, offsets, splits, and a group of instruction data are stored. A timing pulse generating circuit for generating percent pulses, seconds pulses, for varying values of variable data and a control device for incrementing the value of one of the variable data when the value of said one of variable data equals to the value of corresponding fixed data are employed.

REFERENCES:
patent: 3252133 (1966-05-01), Aver, Jr. et al.
patent: 3252134 (1966-05-01), Aver, Jr. et al.
patent: 3254324 (1966-05-01), Casciato et al.
patent: 3328791 (1967-06-01), Casciato
patent: 3375494 (1968-03-01), Piening et al.
patent: 3434115 (1969-03-01), Chomicki
patent: 3562704 (1971-02-01), Iwamoto et al.

Affiliated with

Also associated with

Rating

Traffic signal control device with core memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Traffic signal control device with core memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Traffic signal control device with core memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1281619