Tracking status detector for a digital delay lock loop

Details Tracking status detector for a digital delay lock loop Tracking status detector for a digital delay lock loop

1975-04-28

1976-06-01

Grimm, Siegfried H.

Oscillators

Automatic frequency stabilization using a phase or frequency...

Afc with logic elements

325 63, 331 18, 331 25, 331 64, H03B 304

Patent

active

039612821

ABSTRACT:
An unlocked detector for a digital delay lock loop employs an up-down cour which periodically accumulates the algebraic sum of the quantized positive and negative adjustments made at a preselected rate by the incremental phase modulator. Whenever this sum reaches a specified threshold value corresponding to a particular phase error, an unlocked indication is given. Arrangements utilizing the same principle are disclosed for analog loops.

REFERENCES:
patent: 3456196 (1969-07-01), Schneider
patent: 3710274 (1973-01-01), Basse et al.
patent: 3715751 (1973-02-01), Mead

Affiliated with

Also associated with

Rating

Tracking status detector for a digital delay lock loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tracking status detector for a digital delay lock loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tracking status detector for a digital delay lock loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2404900