Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2007-04-10
2007-04-10
Bayard, Emmanuel (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S354000, C375S371000, C375S376000, C331S011000, C331S00100A
Reexamination Certificate
active
10612840
ABSTRACT:
A method of receiving data, in accordance with an embodiment of the present invention, includes the acts of generating a data sampling clock signal and comparing a received clock signal to the data sampling clock signal. The data sampling clock signal is used to sample a data signal into sampled data representing a first zone, a second zone, and a third zone of the data signal. It is then determined which zone of the sampled data has a transition of the data signal and indicating a direction of change for the data sampling clock signal if the first zone or the third zone has the transition.
REFERENCES:
patent: 4594564 (1986-06-01), Yarborough
patent: 4773085 (1988-09-01), Cordell
patent: 4970581 (1990-11-01), O'Gwynn
patent: 5966030 (1999-10-01), Schmitt et al.
patent: 6437619 (2002-08-01), Okuda et al.
patent: 6442225 (2002-08-01), Huang
patent: 6667643 (2003-12-01), Ko
patent: 6683930 (2004-01-01), Dalmia
patent: 6700944 (2004-03-01), Chlipala et al.
patent: 6856659 (2005-02-01), Pierrick
patent: 6859107 (2005-02-01), Moon et al.
patent: 6959058 (2005-10-01), Yoo et al.
Lee, C. Yoo, W. Kim, S. Chai, and W. Song, “A 622Mb/s CMOS Clock Recovery PLL with Time-Interleaved Phas Detector Array,” inIEEE ISSCC Dig. Tech. Papers, Feb. 1996, pp. 198-199.
Fiedler, R. Mactaggart, J. Welch, and S. Krishnan, “A 1.0625 Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis,” inIEEE ISSC Dig. Tech. Papers, Feb. 1997, pp. 238-239.
R. Gu, J. M. Tran, H.-C. Lin, A.-L. Yee, and M. Izzard, “A 0.5—3.5Gb/s Low-Power Low-Jitter Serial Data CMOS Transceiver,” inIEEE ISSCC Dig. Tech. Papers, Feb. 1999, pp. 352-353.
T. H. Lee, K. S. Donnelly, J. T. C. Ho, J. Zerbe, M. G. Johnson, and T. Ishikawa, “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM,”IEEE J. Solid-State Circuits, vol. 29 (Dec. 1994), pp. 1491-1496.
Efendovich, Y. Afek, C. Sella, and Z Bikowsky, “Multifrequency Zero-Jitter Delay-Locked Loop,”IEEE J. Solid-State Circuits, vol. 29, No. 1 (Jan. 1994), pp. 26-70.
S. Sidiropoulos, and M. A. Horowitz, “A Semi-Digital Dual Delay-Locked Loop,”IEEE J. Solid-State Circuits, vol. 32, No. 11, (Nov. 1997), pp. 1683-1692.
Y. Moon, J. Choi, K. Lee, D.-K. Jeong, and M.-K Kim, “An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance,”IEEE J. Solid-State circuits, vol. 35, (Mar. 2000), pp. 377-384.
Ian A. Young, J. K. Greason, and K. L. Wong, “A PLL Clock generator with 5 to 100 MHz of Lock Range for Microprocessors”,IEEE Journal of Solid-State Circuits, vol. SC-27, (Nov. 1992), pp. 1599-1607.
Ahn Gijung
Jeong Deog-Kyoon
Moon Yongsam
Bayard Emmanuel
Perkins Coie LLP
Silicon Image Inc.
Williams Lawrence
LandOfFree
Tracked 3X oversampling receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tracked 3X oversampling receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tracked 3X oversampling receiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3773800