Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2005-01-25
2005-01-25
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S613000, C438S614000, C438S615000, C257S737000, C257S738000
Reexamination Certificate
active
06846701
ABSTRACT:
A method for forming a fine-pitch flip chip assembly interconnects fine pitch devices after they have been connected to a carrier substrate. A die having a plurality of conductive sections, such as solder balls, is attached to a conductive layer of the substrate. An interconnect pattern is then formed in the conductive layer to connect the conductive sections and generate electronic functionality to the assembly. By forming the interconnect pattern after the device have been connected to the carrier, the invention provides precise alignment between the devices and the interconnect pattern without actually aligning the two components during the assembly process.
REFERENCES:
patent: 3676922 (1972-07-01), Cook, Jr.
patent: 3745648 (1973-07-01), Wiesner
patent: 3947867 (1976-03-01), Duffek et al.
patent: 4047290 (1977-09-01), Weitze et al.
patent: 4246595 (1981-01-01), Noyori et al.
patent: 5300812 (1994-04-01), Lupinski et al.
patent: 5302547 (1994-04-01), Wojnarowski et al.
patent: 5728606 (1998-03-01), Laine et al.
patent: 5784780 (1998-07-01), Loo
patent: 5923955 (1999-07-01), Wong
patent: 5998875 (1999-12-01), Bodo et al.
patent: 6207330 (2001-03-01), Balz et al.
patent: 6219254 (2001-04-01), Akerling et al.
patent: 6326244 (2001-12-01), Brooks et al.
patent: 6538209 (2003-03-01), Ouchi et al.
patent: 6552416 (2003-04-01), Foster
patent: 6571468 (2003-06-01), Patterson et al.
patent: 6635957 (2003-10-01), Kwan et al.
patent: 20010052647 (2001-12-01), Plepys et al.
patent: 480703 (1991-09-01), None
patent: DP480703 (1992-06-01), None
patent: 2535110 (1982-10-01), None
Rader & Fishman & Grauer, PLLC
Saturn Electronics & Engineering, Inc.
Tran Thanh Y.
Zarabian Amir
LandOfFree
Traceless flip chip assembly and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Traceless flip chip assembly and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Traceless flip chip assembly and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3405892