1995-01-05
1997-06-24
Harrell, Robert B.
G06F 1134
Patent
active
056424795
ABSTRACT:
A data processing system is described in which trace signals are provided upon a trace bus 12 to track the address of an instruction code currently being executed and the latest address to which a data access was made. The system incorporates a central processing unit core 14 and an instruction pipeline 16 via which instruction codes are fed to the central processing unit core 14. When a non-sequential instruction code fetch is made, a number of cycles must pass before that non-sequential instruction has made its way along the instruction pipeline 16 to the central processing unit core 14. This period is utilised to output the address of the non-sequential instruction code fetch upon the trace bus. The multiple cycles available for this allow a time division multiplexing technique to be employed for different portions of the address thereby enabling the trace bus to be narrower. The same technique can be used to output data access addresses using time division multiplexing, but in this case a portion of the time taken to output the address overlaps with execution of some other instruction.
REFERENCES:
patent: 4503495 (1985-03-01), Boudreau
patent: 4511960 (1985-04-01), Boudreau
patent: 5289587 (1994-02-01), Razban
patent: 5488688 (1996-01-01), Gonzales et al.
Advanced Risc Machines Limited
Harrell Robert B.
Smith Albert C.
LandOfFree
Trace analysis of data processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trace analysis of data processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trace analysis of data processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-155260