Totally self-aligned transistor with polysilicon shallow trench

Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – With polycrystalline semiconductor isolation region in...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257506, 257508, 257618, 257623, H01L 2900, H01L 2906

Patent

active

061277177

ABSTRACT:
A totally self-aligned transistor with shallow trench isolation. A single mask is used to align the source, drain, gate and isolation areas. Overlay error is greatly reduced by the use of a single mask for these regions. Channel dopant deposited in the gate area is also self-aligned to the gate of the transistor.

REFERENCES:
patent: 5494837 (1996-02-01), Subramanian et al.
patent: 5565697 (1996-10-01), Asakawa
patent: 5859466 (1999-01-01), Wada
patent: 5880508 (1999-03-01), Wu
Article entitled, "Spatially Confined Nickel Disilicide Formation at 400.degree. C. On Ion Implantation Preamorphized Silicon" Author: Erokin et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Totally self-aligned transistor with polysilicon shallow trench does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Totally self-aligned transistor with polysilicon shallow trench , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Totally self-aligned transistor with polysilicon shallow trench will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-198440

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.