Boots – shoes – and leggings
Patent
1993-08-24
1995-08-01
Bowler, Alyssa H.
Boots, shoes, and leggings
395800, 364490, 364489, 364491, 364DIG1, G06F 106, G06F 108, G06F 1520, G06F 118
Patent
active
054386810
ABSTRACT:
The topography of an 84 lead CMOS microcomputer chip includes first, second, third, and fourth consecutive edges, with chip control logic being located along the upper left edge. The chip includes six multiplexed peripheral I/O port buffer circuits, a data bus buffer port, chip control logic, tone buffers, and system speed control circuitry located around the edge of the periphery of the chip. One of the six ports functions as a parallel interface bus. The microcomputer includes a sixteen bit W65C816S CMOS microprocessor, 576 bytes of SRAM, 8192 bytes of SROM, a plurality of edge interrupt inputs and level-sensitive interrupt inputs, four UARTs, eight timers, priority interrupt control circuitry, and two tone generators. The topography is arranged to provide convenient connection of terminals of the microcomputer when it is used as a "core" of a larger computer system chip including an external memory system, a serial communication system, and an interrupt and I/O system. A system speed control system allows automatic programmed selection of the system clock speed to achieve efficient accessing of various different speed on-chip memories, off-chip memories, and peripheral devices so as to minimize power dissipations.
REFERENCES:
patent: 5123107 (1992-07-01), Mensch, Jr.
Bowler Alyssa H.
Tran Denise
LandOfFree
Topography for CMOS microcomputer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Topography for CMOS microcomputer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Topography for CMOS microcomputer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-739719