Topographic pattern delineated power MOSFET with profile tailore

Details Topographic pattern delineated power MOSFET with profile tailore Topographic pattern delineated power MOSFET with profile tailore

1989-11-16

1991-09-03

Hille, Rolf

357 233, 357 238, 357 55, H01L 2910, H01L 2978, H01L 2968, H01L 2906

Patent

active

050459031

ABSTRACT:
A dopant-opaque layer of polysilicon is deposited on gate oxide on the upper substrate surface to serve as a pattern definer during fabrication of the device. It provides control over successive P and N doping steps used to create the necessary operative junctions within a silicon substrate and the conductive structures formed atop the substrate. A trench is formed in the upper silicon surface and a source conductive layer is deposited to electrically contact the source region as a gate conductive layer is deposited atop the gate oxide layer. The trench sidewall is profile tailored using a novel O.sub.2 -SF.sub.6 plasma etch technique. An oxide sidewall spacer is formed on the sides of the pattern definer and gate oxide structures, before depositing the conductive material. A planarizing layer is applied and used as a mask for selectively removing any conductive material deposited atop the oxide spacer. The polysilicon layer on the oxide is reduced in thickness during trenching so that any conductive material deposited atop the spacers protrude upward for easy removal of excess, conductive material. The sidewall spacers can be sized, either alone or in combination with profile tailoring of the trench, to control source-region width (i.e., parasitic pinched base width) and proximity of the source conductor to the FET channel. Electrical contact between the source conductive layer and the source regions is enhanced by forming a low-resistivity layer between them.

REFERENCES:
patent: 4419811 (1983-12-01), Rice
patent: 4543706 (1985-10-01), Bencuya et al.
patent: 4566172 (1986-01-01), Bencuya et al.
patent: 4567641 (1986-02-01), Baliga et al.

Affiliated with

Also associated with

Rating

Topographic pattern delineated power MOSFET with profile tailore does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Topographic pattern delineated power MOSFET with profile tailore, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Topographic pattern delineated power MOSFET with profile tailore will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1012656