Boots – shoes – and leggings
Patent
1995-06-05
1998-03-10
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1750
Patent
active
057269181
ABSTRACT:
Described is an invention that provides an efficient selection of timing statements for a logic cell in response to cell pin activity when such cell is implemented as one or more instances of simulator primitives. It does so by defining a first storage structure coupled with a logic processor coupled, in turn to a second storage structure. First storage structure defines plural bitfield arrays corresponding with a cell pin and a possible logic level or state, each bitfield array having an entry for an old or a former state of the pin, a next or new state of that pin and a stable state of that pin and each bitfield array defining an index to one or more memory-based look-up tables defining the number of a timing and/or constraint parameter for the given pin of the logic cell. Such timing parameters describe a delay between two pins of the cell, while such constraint parameters describe timing constraints for the logic cell such as setup times, hold times and minimum pulse width times. In accordance with a preferred embodiment of the invention, a set of rules is enforced by the logic processor during a digital logic simulation run to ensure that appropriate timing and constraint for the logic cell is maintained. Zero-delay timing is used across a collection of instances within a logic cell, thereby to ensure that all timing and constraint analysis is performed at cell boundaries. Timing is evaluated after all simulation activity for a given time frame has ceased, and such is done preferably by scheduling scrubber events that are executed as tasks on a defer queue that is processed at the end of the digital logic simulation activity.
REFERENCES:
patent: 4725971 (1988-02-01), Doshi et al.
patent: 4787062 (1988-11-01), Nei et al.
patent: 4827427 (1989-05-01), Hyduke
patent: 4907180 (1990-03-01), Smith
patent: 4970664 (1990-11-01), Kaiser et al.
patent: 5253363 (1993-10-01), Hyman
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5469366 (1995-11-01), Yang et al.
patent: 5475605 (1995-12-01), Lin
patent: 5508937 (1996-04-01), Abato et al.
patent: 5581473 (1996-12-01), Rusu et al.
patent: 5581738 (1996-12-01), Dombrowski
From Behavior to Structure: High-Level Synthesis, Camposano, IEEE Design & Test of Computers, 1990.
Giramma David J.
Kozber Oliver W.
Roth Thomas E.
Synopsys Inc.
Trans Vincent N.
LandOfFree
Tool, system and method for dynamic timing analysis in a plural- does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tool, system and method for dynamic timing analysis in a plural-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tool, system and method for dynamic timing analysis in a plural- will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-145263