Timing shell generation through netlist reduction

Details Timing shell generation through netlist reduction Timing shell generation through netlist reduction

1995-01-25

1997-07-01

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364490, 364491, G06F 1500

Patent

active

056444982

ABSTRACT:
Gate level netlists used for timing analysis in integrated circuit design are reduced using a timing shell generator while preserving critical information for timing analysis. After verification of timings, the gate level netlist is convened into a shell containing block boundary information. The function of the shell generator is to delete internal cells meeting a set of criteria. The result is a shell netlist containing a subset of the original netlist. Thus, the design cycle time involved and computing time and resources needed in ASIC development for chips using circuits represented by timing shell netlists are decreased by substituting design verification at the top level of large hierarchical netlists or large flat netlists by bottom up verification procedures using timing shells.

REFERENCES:
patent: 4744084 (1988-05-01), Beck et al.
patent: 4942536 (1990-07-01), Watanabe et al.
patent: 5095454 (1992-03-01), Huang
patent: 5191541 (1993-03-01), Landman et al.
patent: 5197015 (1993-03-01), Hartoog et al.
patent: 5237514 (1993-08-01), Curtin
patent: 5301318 (1994-04-01), Mittal
patent: 5309371 (1994-05-01), Shikata et al.
patent: 5396435 (1995-03-01), Ginetti
patent: 5402357 (1995-03-01), Schaefer et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5475605 (1995-12-01), Lin
patent: 5477474 (1995-12-01), Southgate et al.

Affiliated with

Also associated with

Rating

Timing shell generation through netlist reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing shell generation through netlist reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing shell generation through netlist reduction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-602584