Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2006-10-03
2010-11-30
Corrielus, Jean B (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S371000
Reexamination Certificate
active
07844019
ABSTRACT:
A method and a timing recovery system for generating a set of clock signals in a system which includes a set of subsystems. Each of the subsystems includes an analog section. The set of clock signals includes a set of sampling clock signals. Each of the analog sections operates in accordance with a corresponding one of the sampling clock signals. For each of the sampling clock signals, a phase error is generated from a corresponding phase detector. The phase errors are filtered by a set of corresponding loop filters. The filtered phase errors are provided to a set of corresponding oscillators to generate phase control signals. The phase control signals are provided to a set of corresponding phase selectors to generate the sampling clock signals.
REFERENCES:
patent: 4527145 (1985-07-01), Haussmann et al.
patent: 4531220 (1985-07-01), Brie et al.
patent: 4669092 (1987-05-01), Sari et al.
patent: 4672665 (1987-06-01), Nagai et al.
patent: 4805215 (1989-02-01), Miller
patent: 4871973 (1989-10-01), Yoshihara
patent: 4891598 (1990-01-01), Yoshida et al.
patent: 4964118 (1990-10-01), Aly et al.
patent: 5157690 (1992-10-01), Buttle
patent: 5181228 (1993-01-01), Takatori
patent: 5255317 (1993-10-01), Arai et al.
patent: 5307405 (1994-04-01), Sih
patent: 5311503 (1994-05-01), Kokubo et al.
patent: 5361277 (1994-11-01), Grover
patent: 5388092 (1995-02-01), Koyama et al.
patent: 5406613 (1995-04-01), Peponides et al.
patent: 5454511 (1995-10-01), Van Ostrand et al.
patent: 5455819 (1995-10-01), Sugiyama
patent: 5517435 (1996-05-01), Sugiyama
patent: 5521767 (1996-05-01), Weng et al.
patent: 5526347 (1996-06-01), Chen et al.
patent: 5539773 (1996-07-01), Knee et al.
patent: 5604741 (1997-02-01), Samueli et al.
patent: 5617450 (1997-04-01), Kakuishi et al.
patent: 5648964 (1997-07-01), Inagaki et al.
patent: 5659586 (1997-08-01), Chun
patent: 5687229 (1997-11-01), Sih
patent: 5719843 (1998-02-01), Nakajima et al.
patent: 5745564 (1998-04-01), Meek
patent: 5796725 (1998-08-01), Muraoka
patent: 5835544 (1998-11-01), Yoshimura et al.
patent: 5854717 (1998-12-01), Minuhin
patent: 5864592 (1999-01-01), Itri
patent: 5867486 (1999-02-01), Sugiyama
patent: 5903599 (1999-05-01), Johnson et al.
patent: 5909463 (1999-06-01), Johnson et al.
patent: 5933495 (1999-08-01), Oh
patent: 5940455 (1999-08-01), Ikeda
patent: 5946349 (1999-08-01), Raghunath
patent: 5974097 (1999-10-01), Julyan et al.
patent: 5986987 (1999-11-01), Taguchi et al.
patent: 5987078 (1999-11-01), Kiyanagi et al.
patent: 6016080 (2000-01-01), Zuta et al.
patent: 6028462 (2000-02-01), Kyles
patent: 6065073 (2000-05-01), Booth
patent: 6098103 (2000-08-01), Dreyer et al.
patent: 6104915 (2000-08-01), Zhang et al.
patent: 6148037 (2000-11-01), Abe
patent: 6229818 (2001-05-01), Bell
patent: 6256360 (2001-07-01), Wilhelmsson et al.
patent: 6275501 (2001-08-01), Lucas et al.
patent: 6278746 (2001-08-01), Velez et al.
patent: 6304598 (2001-10-01), Agazzi et al.
patent: 6377640 (2002-04-01), Trans
patent: 6385738 (2002-05-01), Lo
patent: 6414990 (2002-07-01), Jonsson et al.
patent: 6477199 (2002-11-01), Agazzi et al.
patent: 6628704 (2003-09-01), Long et al.
patent: 6643321 (2003-11-01), Genossar et al.
patent: 7042939 (2006-05-01), Samueli et al.
patent: 7110370 (2006-09-01), Cioffi et al.
patent: 2002/0037031 (2002-03-01), Agazzi et al.
patent: 2004/0219959 (2004-11-01), Khayrallah et al.
patent: 2005/0243903 (2005-11-01), Agazzi
patent: 9009400 (1998-03-01), None
patent: 9907077 (1999-02-01), None
patent: 9946867 (1999-09-01), None
Nicol et al., A Low-Power 128-Tap Digital Adaptive Equalizer for Broadband Modem, IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, pp. 1777-1789.
Agazzi et al., Two-Phase Decimation and Jitter Compensation in Full-Duplex Data Transceivers, Proceedings of the International Symposium on Circuits and Systems (ISCAS), USA, New York, IEEE, vol. CONF . 25, May 10, 1992, pp. 1717-1720, XP000339277 ISBN: 0-7803-0593-0.
Hataman et al., Design Considerations for Gigabit Ethernet 1000 base-T Twisted Pair Transceivers, Custom Integrated Circuits Conference, May 11-14, 1998, pp. 335-342, XP002145256.
PCT/US00/11123, International Search Report dated May 9, 2000.
Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA) sublayer and baseband medium, type 1000BASE-T, pp. 147-248; IEEE Std 802.3-2002, Section Three; CSMA/CD.
Introduction to 1000 MB/s baseband network, pp. 893-963, IEEE Std 802.3, 1998 Edition, CSMA/CD, XP-002145257.
Broadcom Corporation
Corrielus Jean B
McAndrews Held & Malloy Ltd.
LandOfFree
Timing recovery system for a multi-pair gigabit transceiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Timing recovery system for a multi-pair gigabit transceiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing recovery system for a multi-pair gigabit transceiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4247449