Television – Synchronization
Patent
1992-07-02
1994-02-15
Groody, James J.
Television
Synchronization
375118, 348484, H04N 504, H04N 704
Patent
active
052871827
ABSTRACT:
Complications of timing recovery in an ATM receiver are overcome by employing a first phase lock loop including a phase comparator, filter, voltage controlled oscillator (VCO) and output counter to lock to systems clock reference (SCR) values which are asynchronously received from a remote ATM transmitter. The SCR values represent the instantaneous values of a system timing clock (STC) at the instant of transmission of the asynchronous SCR values. In the receiver, the output counter is first set to the value of the initial received SCR value so that the derived STC is available for decoding data cells in the initial received packets. Then, so-called Presentation/Decode Time Stamps (PTS/DTS) included in the audio and video data are advantageously employed in conjunction with STC to display properly the received data. Invention, underflow of the receiver data buffers is alleviated by the addition of a "jitter-delay (D.sub.j)" value which causes an extra accumulation of data in the data buffers prior to decoding. Dynamic tracking of the jitter-delay of the channel is obtained by monitoring the fullness of the data buffers and controllably adjusting the jitter-delay, accordingly. The stability of the decoder video timing is enhanced by employing an additional phase locked loop in a video display control which is supplied with a timing error signal. The additional phase locked loop includes a switch, filter, clipper and voltage controlled oscillator (VCO). The switch is enabled in response to output pulses from the VCO to supply the instantaneous error signal input to the filter for each so-called video presentation unit. The VCO has a very stable center frequency which variation is limited by clipping an input control voltage to some small voltage range. Output pulses from the VCO are employed to enable decoding of the presentation units. Faster synchronization is provided at start-up by increasing, via control of the clipper, the allowable voltage range of the VCO.
REFERENCES:
patent: 4716575 (1987-12-01), Douros et al.
patent: 5007070 (1991-04-01), Chao et al.
patent: 5111292 (1992-05-01), Kuriacose et al.
patent: 5138440 (1992-08-01), Radice
patent: 5159447 (1992-10-01), Haskell et al.
"Digital Video Transmission and Coding for the Broadband ISDN", IEEE Transactions on Consumer Electronics, vol. 34, No. 1, Feb. 1988, pp. 16-35.
"Fixed Distortion Subband Coding of Images for Packet-Switched Networks," IEEE Journal on Selected Areas in Communications, vol. 7, No. 5, J. C. Darragh et al., pp. 789-900, Jun. 1989.
"Two-Layer Coding of Video Signals for VBR Networks," IEEE Journal on Selected Areas in Communications, vol. 7 No. 5, M. Ghanbari, pp. 771-781, Jun. 1989.
"DCT-Based Embedded Coding for Packet Video," Image Communication, A. R. Reibman, pp. 231-237, Jun. 1991.
"Variable Bit-Rate Coding of Video Signals for ATM Networks," IEEE Journal on Selected Areas in Communications, vol. 7, No. 5, F. Kishino et al., pp. 801-806, Jun. 1989.
Haskell Barin G.
Reibman Amy R.
AT&T Bell Laboratories
Groody James J.
Metjahic Safet
Stafford Thomas
LandOfFree
Timing recovery for variable bit-rate video on asynchronous tran does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Timing recovery for variable bit-rate video on asynchronous tran, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing recovery for variable bit-rate video on asynchronous tran will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1211284