Computer graphics processing and selective visual display system – Display driving control circuitry – Controlling the condition of display elements
Patent
1996-05-23
1998-08-11
Amsbury, Wayne
Computer graphics processing and selective visual display system
Display driving control circuitry
Controlling the condition of display elements
395843, 395848, 395868, 395865, 395864, 395294, 345518, G06F 1700
Patent
active
057940720
ABSTRACT:
The present invention is directed at prioritizing and interleaving data transfer protocols between storage mediums and main memories. The invention includes a controller interface that is operatively connected to a plurality of storage mediums, a main memory and a central processing unit (CPU). The controller interface is preferably configured to receive and detect data transfer protocol requests having different timing parameters. Once the controller interface receives a data transfer protocol request, an arbitration unit that is operatively coupled to said controller interface assigns priorities to the detected data transfer protocols having different timing parameters. The arbitration unit then compares the assigned priorities, and interrupts an on-going data transfer protocol when a newly received data transfer protocol is assigned a higher priority. The data transfer protocol assigned the high priority is then commenced and proceeds to completion. Once the high priority data transfer protocol is complete, the interrupted data transfer protocols may be resumed.
REFERENCES:
patent: 4275868 (1981-06-01), Adams, Jr. et al.
patent: 4716523 (1987-12-01), Burrus, Jr. et al.
patent: 5276818 (1994-01-01), Okazawa et al.
patent: 5426734 (1995-06-01), Nakaoka
patent: 5551054 (1996-08-01), Packer
Ron Wilson, "VLSI Launches Lynx set for Pentium," Electronic Engineering Times, Jun. 19, 1995, Issue 853.
"SFF Committee Information Specification for Bus Master Programming Interface for IDE ATA Controllers", 1995 Intel Corporation.
Stephen G. Finch, "Information technology--AT Attachment Interface with Extensions (ATA-2)", Rev. 3, Jan. 17, 1995, Silicon Systems, Inc.
Cassetti David K.
Hicok Gary D.
Nomura Koichi Eugene
Story Franklyn H.
Amsbury Wayne
Pardo Thuy
VLSI Technology Inc.
LandOfFree
Timing method and apparatus for interleaving PIO and DMA data tr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Timing method and apparatus for interleaving PIO and DMA data tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing method and apparatus for interleaving PIO and DMA data tr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-402465