Timing jitter frequency detector for timing recovery systems

Details Timing jitter frequency detector for timing recovery systems Timing jitter frequency detector for timing recovery systems

2001-10-31

2003-10-28

Hoff, Marc S. (Department: 2857)

Data processing: measuring, calibrating, or testing

Measurement system in a specific environment

Electrical signal parameter measurement system

C702S069000, C702S089000, C702S106000, C324S076520, C324S076720, C375S226000, C375S376000, C331S018000, C331S025000, C327S156000

Reexamination Certificate

active

06640194

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to a frequency detector for a timing recovery system. More particularly, the present invention relates to a frequency detector that adjusts the parameters of a timing recovery system based on the frequency of the incoming timing jitter, which optimizes the timing recovery system for both low frequency and high frequency timing jitter.
2. Discussion of the Related Art
Networking applications have become very popular in recent years, particularly in response to an explosion in the use and variety of networks employed in a vast array of computing environments. Accordingly, many advances have been made in the related technology in order to improve the quality of these networking systems. For example, fully integrated transceivers for T1 network channel service units (CSUs) and integrated services digital network (ISDN) primary rate interface applications are known in the art and are presently commercially available. These devices, such as the Intel LXT360 T1/E1 transceiver, are useful for networking applications, such as timing recovery in T1 network systems. However, there are obstacles that prevent such systems from providing better jitter tolerance—a desirable quality in communications networks and other networking applications. Such obstacles may include exceptionally large amplitude jitter, a wide variation in data density, large amounts of cable attenuation, and imperfect equalization.
Jitter is the general term used to describe the noise or uncertainty in the period of incoming data in a communications system. In an ideal system, bits arrive at time increments that are integer multiples of a bit repetition time. However, in a real-world system, data pulses arrive at times that deviate from these integer multiples. This deviation may cause errors in the transmission of data, particularly when the data is transmitted at high speeds. The deviation or variation may be in the amplitude, frequency, or phase of the data. Jitter may occur due to a number of causes, including inter-symbol interference, frequency differences between the transmitter and receiver clock, noise, and the non-ideal behavior of the receiver and transmitter clock generation circuits.
Jitter is a problem of particular import in digital communications systems. First, jitter causes the received signal to be sampled at a non-optimal sampling point. This occurrence reduces the signal-to-noise ratio at the receiver and thus limits the information rate. Second, in conventional systems, each receiver typically extracts its receive sampling clock from the incoming data signal. Jitter makes this task significantly more difficult. Third, in long-distance transmission systems, where multiple repeaters reside in a chain, jitter accumulates. That is, each receiver extracts a clock from the incoming bit stream, re-times the data, and re-transmits the data utilizing the recovered clock. Each subsequent receiver thus sees a progressively larger degree of input jitter.
Although current systems provide for jitter attenuation, these systems are not robust enough to handle wide variations between high-frequency jitter and low-frequency jitter. Moreover, current systems are not sensitive and stable enough to detect minor variations of high-frequency jitter and low-frequency jitter and may cause these systems to stall. In certain applications, such as T1 networks, where the incoming timing jitter could be quite large and could be over a wide frequency range, it is difficult to design, for example, a phase locked loop (PLL) that can simultaneously track large-amplitude low-frequency jitter and provide enough rejection of high frequency jitter.
Accordingly, there is a need for a timing recovery system having a frequency detector that tolerates large amplitude jitter with a wide frequency range, as well as having accurate and robust jitter detection.


REFERENCES:
patent: 4975634 (1990-12-01), Shohet
patent: 6211742 (2001-04-01), Tan et al.
patent: 6356850 (2002-03-01), Wilstrup et al.
patent: 6528982 (2003-03-01), Yanagisawa et al.
patent: 199 43 790 (1999-09-01), None
“LCT360 T1/E1 LH/SH Transceiver,” [on-line], [retrieved Jan. 17, 2002], retrieved from the Internet: <URL://http://www/intel.com/design
etwork/products/wan/tecarrier/lxt360.htm>.
“LXT360—Integrated T1/E1 LH/SH Transceiver for DS1/DSC-1 or PRI Applications,” Order No. 249031-001, Jan. 2001, pp. 1-54.

Affiliated with

Also associated with

Rating

Timing jitter frequency detector for timing recovery systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing jitter frequency detector for timing recovery systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing jitter frequency detector for timing recovery systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3120116