Timing generating device

Details Timing generating device Timing generating device

1995-04-07

1997-05-06

Nelms, David C.

Static information storage and retrieval

Addressing

Sync/clocking

365194, 327291, G11C 800

Patent

active

056277954

ABSTRACT:
The timings can be generated in synchronism with master clocks, so that it is possible to obtain the timing generating device of synchronous circuit, which is effectively applicable to a large scale integrated circuit, while facilitating the test thereof. Addresses A [0, m-1] are given to the register 1 in synchronism with the input pulses CLK; delay data D [0, n-1] are read from the memory device 3 on the basis of the outputs of the register 1; the delayed data are stored in the registers 4-1 to 4-k independently on the basis of the distributive pulses CK1 to CKk applied by the pulse distributing circuit 2 for distributing the input pulse CLK to a plurality of routes in sequence; the data signals S1i to Ski obtained by the registers 4-1 to 4-k are given to the delay circuits 6-1 to 6-k through the DA converters 5-1 to 5-k to control the delay times in such a way that the distributive pulses CK1 to CKk can be controllably delayed by the delay circuits 6-1 to 6-k; and the obtained delay pulses CK1X to CKkX are outputted through the OR gate 7 as a continuous pulse train.

REFERENCES:
patent: 4379265 (1983-04-01), Catiller

Affiliated with

Also associated with

Rating

Timing generating device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing generating device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing generating device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2137897