Timing error reduction in QKD systems

Details Timing error reduction in QKD systems Timing error reduction in QKD systems

2004-10-20

2008-08-05

Chan, Jason (Department: 2613)

Optical communications

Transmitter and receiver system

Including synchronization

C327S291000

Reexamination Certificate

active

07409162

ABSTRACT:
Systems and methods for reducing or eliminating timing errors in a quantum key distribution (QKD) system (100) are disclosed. The QKD system has a pulse generator with retimer (PGRT) that includes a field-programmable gate array (FPGA) (or FPGA output) which is used as a timing generator (TG). While an FPGA has the desired degree of programmability for use in a QKD system, it also suffers from undue amounts of jitter in the digital output. The present invention utilizes emitter-coupled logic (ECL) to reduce the timing jitter from the FPGA by coupling two ECL delays (ECL delay1and ECL delay2) to the FPGA and to retiming block, and by using an ECL logical AND gate to set the pulse width of the various synchronization signals. An embodiment of the present invention includes multiple clock domains having individual clocks (CLK), phase-lock loops (PLLs), retiming circuits (RT) and timing generators (TG) for robust jitter reduction and hence highly accurate QKD system timing.

REFERENCES:
patent: 4730347 (1988-03-01), Paul
patent: 5307410 (1994-04-01), Bennett
patent: 5675648 (1997-10-01), Townsend
patent: 6438234 (2002-08-01), Gisin et al.
patent: 6594279 (2003-07-01), Nguyen et al.
patent: 7197053 (2007-03-01), Liu et al.
patent: 7233187 (2007-06-01), Vig
patent: 2003/0231771 (2003-12-01), Gisin et al.
patent: 2004/0201425 (2004-10-01), Lesso
patent: 2004/0233935 (2004-11-01), Yuan et al.
patent: 2005/0083098 (2005-04-01), Matsui et al.
Ribordy et al, “Automated ‘plug and play’ quantum key distribution system,” elec. lett. Oct. 29, 1998 vol. 34 No. 22 pp. 2116-2117.

Affiliated with

Also associated with

Rating

Timing error reduction in QKD systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing error reduction in QKD systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing error reduction in QKD systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4018880