Timing error detection for a digital receiver

Details Timing error detection for a digital receiver Timing error detection for a digital receiver

2003-07-22

2008-11-11

Tran, Khai (Department: 2611)

Pulse or digital communications

Systems using alternating or pulsating current

Plural channels for transmission of a single pulse train

Reexamination Certificate

active

07450655

ABSTRACT:
A method and apparatus are provided for improved timing error detection.

REFERENCES:
patent: 4344176 (1982-08-01), Qureshi
patent: 5878088 (1999-03-01), Knutson et al.
patent: 5943369 (1999-08-01), Knutson et al.
patent: 5982821 (1999-11-01), Kingston et al.
patent: 6278746 (2001-08-01), Velez et al.
patent: 6477215 (2002-11-01), Temerinac
patent: 6731697 (2004-05-01), Boccuzzi et al.
patent: 6986080 (2006-01-01), Kim et al.
patent: 2003/0161393 (2003-08-01), Ahn
patent: 2006/0031275 (2006-02-01), Cannon
Floyd M. Gardner, “A BPSK/QPSK Timing—Error Detector for Sampled Receivers,” IEEE Trans. Comm., vol. COM-34, No. 5, May 1986, pp. 423-429.
Floyd M. Gardner, “Interpolation in Digital Modems—Part I: Fundamentals,” IEEE Trans. Comm., vol. 41, No. 3, Mar. 1993, pp. 501-507.
Lars Erup et al., “Interpolation in Digital Modems—Part II: Implementation and Performance,” IEEE Trans. Comm., vol. 41, No. 6, Jun. 1993, pp. 998-1008.

Affiliated with

Also associated with

Rating

Timing error detection for a digital receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing error detection for a digital receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing error detection for a digital receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4048318