Timing driven placement

Details Timing driven placement Timing driven placement

1990-04-30

1993-06-08

Trans, Vincent N.

Boots, shoes, and leggings

364490, 364489, 364488, G06F 1560

Patent

active

052185516

ABSTRACT:
The invention is a method of designing an integrated circuit in which the steps of designing the circuit are optimized by a formal hierarchy. This method, called Timing Driven Placement, of designing an integrated circuit avoids detailed optimization which consumes enormous computational resources. It organizes physical and logical characteristics of the design so that those characteristics can be optimized with respect to the physical design of the circuit. The characteristics are optimized and the resulting circuit to location assignment is placed and wired with a conventional automated process. The method optimizes the global placement into precincts of logic segments of the circuit design with respect to the segment placement effect on circuit timing and wireability. The method then migrates individual circuits within particular segments to other segments to improve both the individual segment and overall circuit timing and wireability. Finally, the method transfers circuit assignment to logic segment and logic segment assignment to physical location information to a conventional process for final detailed circuit placement and wiring.

REFERENCES:
patent: 1944001 (1976-03-01), Hanan et al.
patent: 4263651 (1981-04-01), Donath et al.
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4694403 (1987-09-01), Nomura
patent: 4698760 (1987-10-01), Lembach et al.
patent: 4713773 (1987-12-01), Cooper et al.
patent: 4752887 (1988-06-01), Kuwahara
patent: 4754408 (1988-06-01), Carpenter et al.
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 4823278 (1989-04-01), Kikuchi et al.
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 4852015 (1989-07-01), Doyle, Jr.
patent: 4890238 (1989-12-01), Klein et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5077676 (1991-12-01), Johnson et al.
"Circuit Placement for Predictable Performance", by Hange et al., IEEE 1987, pp. 88-91.
W. I. Fletcher, "An Engineering Approach to Digital Design", Chapter 4, section 15, pp. 261-265, Prentice Hall, Inc. 1980.
Donath, Placement and Average Interconnection Lengths of Computer Logic, IEEE Transactions on Circuits & Systems, vol. 26, No. 4, Apr. 1979, pp. 272-277.
Heller et al., Wirability--Designing Wiring Space for Chips and Chip Packages, IEEE Design & Test, Aug. 1984, pp. 43-51.
Hitchcock, Sr. et al., Timing Analysis of Computer Hardware, IBM Journal of R&D vol. 26, No. 1, Jan. 1983, pp. 100-105.
Kernighan et al., An Efficient Heuristic Procedure for Partitioning Graphs, Bell System Technical Journal, vol. 49, No. 2, 1970, pp. 291-307.
Kirkpatrick et al., Optimization by Simulated Annealing, Science, vol. 220, No. 4598, 13 May 1983, pp. 671-680.
Wolff, Sr., et al., Power/Timing: Optimization and Layout Techniques for LSI Chips Journal of Design Automation & Fault Tolerant Computing, 1978, pp. 145-164.
Cheng, et al., Timing Analysis Model with Micro Block, IBM Technical Disclosure Bulletin, vol. 25, No. 6, Nov. 1982, pp. 2819-2820 [Timing Analysis Model].
Cheng et al., Representation of Source/Sink Delays by a Generated Block, IBM Technical Disclosure Bulletin, No. 6, vol. 25, Nov. 1982, pp. 2821-2825.
Cheng et al., Handling of N-Cycle Paths and Race Conditions in Timing Analysis, IBM Technical Disclosure Bulletin, vol. 25, No. 6, Nov. 1982, pp. 2823-2825.
Cheng et al., Use of "Slack", As a Measurement of Being on Time and the Procedure for Calculating Slack, IBM Technical Disclosure Bulletin, vol. 25, No. 6, Nov. 1982, pp. 2826-2830.
Cheng et al., Modeling of Storage Elements in Terms of the Timing of their Component Parts, IBM Technical Disclosure Bulletin, vol. 25, No. 6, Nov. 1982, pp. 2831-2834.
Cheng et al., Interface Between Timing Analysis Runs for Automatic Transfer of Timing Information, IBM Technical Disclosure Bulletin, vol. 25, No. 6, Nov. 1982, p. 2835.
Hitchcock et al., Block-Oriented Forward Trace Through Blocks for Which the Turn-On and Turn-Off Delays Are Not Equal, IBM Technical Disclosure Bulletin, vol. 25, No. 6, Nov. 1982, pp. 2836-2839.
Auch et al., Incremental Model Development for Timing Analysis, IBM Technical Disclosure Bulletin, vol. 26, No. 10A, Mar. 1984, pp. 5086-5090.
Donath, Interactive Timing Analysis, vol. 23, No. 8, Jan. 1981, p. 3924.

Affiliated with

Also associated with

Rating

Timing driven placement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing driven placement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing driven placement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1947039