Timing controller and controlled delay circuit for...

Details Timing controller and controlled delay circuit for... Timing controller and controlled delay circuit for...

2008-05-06

2008-05-06

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

C327S284000

Reexamination Certificate

active

11723602

ABSTRACT:
A controlled delay circuit has a first gate chain, and a second gate chain. The first gate chain is used to measure a time difference between a changeover point of a first control signal and a changeover point of a second control signal. The second gate chain, which receives third signals generated in the first gate chain and representing the time difference, is used to provide an appropriate delay time from an input to an output depending on the time difference. The controlled delay circuit is capable of properly controlling the timing of the control signal according to the period of the control signal.

REFERENCES:
patent: 4719608 (1988-01-01), Genat et al.
patent: 4859954 (1989-08-01), Yoshimura
patent: 4999526 (1991-03-01), Dudley
patent: 5179303 (1993-01-01), Searles et al.
patent: 5204564 (1993-04-01), Ochiai
patent: 5216302 (1993-06-01), Tanizawa
patent: 5223755 (1993-06-01), Richley
patent: 5245231 (1993-09-01), Kocis et al.
patent: 5272729 (1993-12-01), Bechade et al.
patent: 5304953 (1994-04-01), Heim et al.
patent: 5355037 (1994-10-01), Andresen et al.
patent: 5376849 (1994-12-01), Dickol et al.
patent: 6075395 (2000-06-01), Saeki
patent: 6100736 (2000-08-01), Wu et al.
patent: 6229363 (2001-05-01), Eto et al.
patent: 6621315 (2003-09-01), Heo et al.
patent: 55-166331 (1980-12-01), None
patent: 01-161912 (1989-06-01), None
patent: 03-241918 (1991-10-01), None
patent: 04-079516 (1992-03-01), None
patent: 04-364609 (1992-12-01), None
patent: 06-013857 (1994-01-01), None
patent: 06-112782 (1994-04-01), None
patent: 06-232709 (1994-08-01), None
Timo Rahkonen et al.: “The Use of Stabilized CMOS Delay Lines in the Digitization of Short Time Intervals,” IEEE International Symposium on Jun. 16, 1991, vol. 4, pp. 2252-2255.
Japanese Office Communication dated Apr. 5, 2005, including translation for corresponding Japanese Patent Application No. 8-62675.

Affiliated with

Also associated with

Rating

Timing controller and controlled delay circuit for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing controller and controlled delay circuit for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing controller and controlled delay circuit for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3937764