Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2005-05-31
2005-05-31
Shankar, Vijay (Department: 2673)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S087000, C345S094000, C345S097000
Reexamination Certificate
active
06900787
ABSTRACT:
A timing control circuit provides at least a driver control signal and a display data signal to a driver circuit of a display panel such that a predetermined image is displayed on the display panel, dispensing with an external source providing the signals, thereby an EMI measurement of a display apparatus can be performed without influences from an external source and a cable that connects the external source to the display apparatus to be examined.
REFERENCES:
patent: 4748444 (1988-05-01), Arai
patent: 5379050 (1995-01-01), Annis et al.
patent: 5852425 (1998-12-01), Bird et al.
patent: 6236167 (2001-05-01), Yamaguchi et al.
patent: 6466282 (2002-10-01), Sasuga et al.
patent: 6496169 (2002-12-01), Mametsuka
patent: 6526220 (2003-02-01), Oguro et al.
patent: 6577071 (2003-06-01), Matsumoto
patent: 6667730 (2003-12-01), Taguchi et al.
patent: 2002/0044118 (2002-04-01), Sekido et al.
patent: 5-15088 (1993-02-01), None
Dharia Prabodh M
Fujitsu Display Technologies Corporation
Greer Burns & Crain Ltd.
Shankar Vijay
LandOfFree
Timing control circuit, an image display apparatus, and an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Timing control circuit, an image display apparatus, and an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing control circuit, an image display apparatus, and an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3409665