Timing circuit for separate positive and negative edge...

Details Timing circuit for separate positive and negative edge... Timing circuit for separate positive and negative edge...

2006-04-18

2006-04-18

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

C327S172000

Reexamination Certificate

active

07030676

ABSTRACT:
A timing circuit independently controls placement of the positive and negative edges of a periodic signal. This signal may then be used to control a wide variety of integrated circuit applications. The timing circuit includes separate programmable delay lines and a signal processor. Each delay line delays an input clock signal by a different increment of time. The signal processor then generates a timing signal from the clock signal, where the timing signal has a first edge controlled by the first delayed clock signal and a second edge controlled by the second delayed clock signal. The edges may be controlled so that the timing signal assumes different logical values for different amounts of time, thereby customizing the signal to any application. An example of one application includes using the timing signal control switching in a DC-DC converter.

REFERENCES:
patent: 5638016 (1997-06-01), Eitrheim
patent: 6603338 (2003-08-01), McClure
patent: 6940326 (2005-09-01), Chen et al.
patent: 2002/0083358 (2002-06-01), Otsuka

Affiliated with

Also associated with

Rating

Timing circuit for separate positive and negative edge... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing circuit for separate positive and negative edge..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing circuit for separate positive and negative edge... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3530619