Timing circuit and method for controlling the operation of cycli

Details Timing circuit and method for controlling the operation of cycli Timing circuit and method for controlling the operation of cycli

1976-11-11

1979-05-08

Chapnick, Melvin B.

Boots, shoes, and leggings

G06F 104

Patent

active

041539419

ABSTRACT:
An electronic data processing system which utilizes a variable timing period that is varied in accordance with the access time of the digital devices or circuits utilized in each step of the data processing program. In one embodiment, the data processing system is a computer which performs the basic arithmetic and logical operations. The computer utilizes three memories which have different access times. One memory stores instruction words specifying steps in a computer program for performing basic arithmetic and logical operations involving predetermined data words; another memory stores the data words; and, the third memory stores control words specifying the various machine operations required to execute the corresponding instruction. The three memories can be read out simultaneously, two at a time, or one at a time. In each case, the timing strobe which initiates the next step in the program is generated immediately after the slowest memory utilized in that step is ready for the next readout. Thus, the timing period in this embodiment varies in accordance with the access time of the slowest memory used in each step of the program.

REFERENCES:
patent: 2840305 (1958-06-01), Williams et al.
patent: 3248707 (1966-04-01), Paul et al.
patent: 3445817 (1969-05-01), Criscimagna
patent: 3453601 (1969-07-01), Bogert et al.
patent: 3564507 (1971-02-01), Faivre et al.
patent: 3623017 (1971-11-01), Lowell et al.
patent: 3656123 (1972-04-01), Carnevale et al.
patent: 3703707 (1972-11-01), Bovett
patent: 3719931 (1973-03-01), Schroeder
patent: 3753232 (1973-08-01), Sporer
patent: 3753243 (1973-08-01), Ricketts, Jr. et al.
patent: 3809884 (1974-05-01), Nibby et al.
patent: 3919695 (1975-11-01), Gooding
patent: 3922526 (1975-11-01), Cochran
patent: 3939453 (1976-02-01), Schroeder
patent: 3974484 (1976-08-01), Struger et al.
patent: 3984812 (1976-10-01), Dahlberg et al.
patent: 3995257 (1976-11-01), Iki
patent: 4014006 (1977-03-01), Sorenson et al.
patent: 4050096 (1977-09-01), Bennett et al.
patent: 4050097 (1977-09-01), Miu et al.
patent: 4060794 (1977-11-01), Feldman et al.
L. J. Fangmeier et al., "Processor Control by Two Independent Phase-Locked Clocks", in IBM Tech. Discl. Bull., vol. 14, No. 11, Apr. 1972, pp. 3394-3395.
Pitkowsky et al., "Data Processing System Clock Control", in IBM Tech. Disc. Bull., vol. 7, No. 9, Feb. 1965, pp. 754-755.

Affiliated with

Also associated with

Rating

Timing circuit and method for controlling the operation of cycli does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing circuit and method for controlling the operation of cycli, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing circuit and method for controlling the operation of cycli will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1236296